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This work involved the development of a unique imaging device utilizing vacuum
microelectronic field emitter tip arrays (FEAs) and CCDs. The device offers the potential
for higher resolution than any other write head technology (such as LED and laser etc.)
currently used in Xerographic copiers and computer printers. In addition, the possibility
of true-color output exists. A discussion of the CCD Emitter's applications and advantages
over existing devices will be presented.
As part of the development of the device, layouts for a 10-pixel linear array device
and other test structures were created as part of a CCD/FEA test chip. The bulk of the
work, however, was the development of a process for fabrication of these devices using
standard silicon integrated circuit processing techniques. Results of the development of
the fabrication sequence, based on RTFs n-well CMOS process, will be presented.
Included, will be the presentation of SEM photographs of a finished FEA and the
optimization ofTMA SUPREM-3 process simulations to match experimental results. The
presentation will be summarized by a discussion of the application of the fabrication
process in amanufacturing environment and recommendations for future fabrication and
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Recent trends in information processing have been toward greater use of electronic
image reproduction, manipulation and storage. Users require output from these electronic
images be ofvery high quality. This dictates that output devices be capable of very high
resolution and true-color rendering. Current techniques for generating color prints from
electronic information includes thermal dye transferprinters, CRT film recorders, and color
laser printers. A new type ofdevice has been proposed by Jon Edwards ofEastman Kodak
Company (retired). The CCD Emitter is an imaging element, or write head, that offers
many advantages over these existing technologies.
Most significant of the CCD Emitter's advantages are the potential for higher
resolution than any other write head technology and fast, true-color output. A detailed
discussion of the CCD Emitter's applications and advantages over existing devices is
presented in section 3.3.
These advantages are inherent in the construction of the CCD Emitter. Each pixel
of the device consists of a FEA, for emitting electrons in proportion to the input signal, a
four-phase BCCD for transferring the input signal charge to the FEA, and several NMOS
transistors for resetting the pixel. Electrons from the FEA travel through a vacuum to
strike a phosphor screen backed by a transparent conductor. The phosphor screen is
capable of emitting true RGB output. Output is fast due to the choice of a BCCD to
transfer the signal as will be discussed in section 3.2.2. Very high resolution is possible
because the device, with the exception of the screen, is fabricated by standard silicon
processing techniques.
1
CHAPTER 1. INTRODUCTION 2
An overview of CCDs and FEAs is presented as they apply to the CCD Emitter.
Details of the CCD Emitter device are then presented. The next two sections describe
procedures used in the design of a simple ten-pixel device and the development of a
process to fabricate this device. Results of the fabrication sequence development follow.





2.1.1 Structure and Operation
The basic unit of a CCD is the MOS capacitor such as the one shown in figure 2.1.
When pulsed into deep depletion by a clock signal applied to the gate, the depletion region
within the semiconductor behaves as a storage element for minority carriers. The
depletion region is often referred to as a potential well because the potential energy barrier
is lowered in this region. Information is stored in the device in the form of minority
charges in the channel, or inversion layer charge. FromMOS studies, it is known that the
maximum amount of charge that may be stored by a MOS capacitor is dependent on the
insulator, or oxide, thickness and dielectric constant, the surface potential, and the area
of the gate among other factors.
A CCD is formed from a closely spaced linear array ofMOS capacitors. Spacing is
close enough so that the charge stored in one potential well may be transferred to an
adjacent one. Transfer of charge is controlled by the voltages applied to the gates of the
MOS capacitors. In the case of a MOS capacitor with a p-type silicon substrate, a more
positive voltage makes the potential well more attractive for the minority carriers. With
reference to figure 2.2b, if the voltage applied to V3 is more positive than that applied to
V2, then charge will flow from the potential well under gate 2 to that under gate 3. Charge
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may be introduced electrically into the CCD by a diode at one end of the linear array or by
generation ofminority carriers by incident radiation at any point under the CCD gates.













Figure 2.1: MOS capacitor basic structure 1.




Figure 2.2: (a) Storage mode of a CCD. (b) Charge transfer
The number of adjacent gateswhich comprise the CCD cell determines the number
of phases, or clocks, used for the CCD. In a two-phase CCD, every other gate is controlled
by the same clock signal. In a three-phase CCD, every third gate is controlled by the same
clock, and every fourth gate is tied
together in the four-phase CCD. Figure 2.3 shows a
cross-sectional view of a four-phase CCD.
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CELL LENGTH
Figure 2.3: Four-phase CCD structure
Very close spacing between two adjacent gatesmay be easily achieved by using two
or more conductive levels for the gates. By using a different conductor for an adjacent
gate, the two gatesmay actually overlap at their edges and spacing is thus determined by
the thickness of the interlevel dielectric. This thickness is on the same order as the
thickness of the insulator between the gate and the substrate. For two or four-phase
CCDs two conductive levels may be used. Three-phase CCDs require three conductive
levels to maintain symmetry of the devices. The arrangement of the gates in the
three-
phase CCD is shown in figure 2.4. Heavily doped polysilicon, aluminum, or a combination
of both may be used for the
conductive layers. Typically polysilicon is used since
successive fabrication steps are at temperatures higher than the melting point of
aluminum.
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Figure 2.4: Three-phase CCD structure 4.
Since CCDs with symmetrical potential wells require three or more clocks to
determine the signal flow direction, two-phase CCDsmust have non-symmetric potential
wells 5. Techniques or producing non-symmetric, or directional, potential wells include
ion-implantation of a region under the gates or using two different oxide thicknesses to











Figure 2.5: Two types of two-phase CCD structures
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Minority charges are stored and transferred at the potential energyminimum. This
minimum may be at the surface of the semiconductor. Such devices are referred to as
surface channel CCDs (SCCDs). Devices which have their potential energy minimum
within the bulk of the substrate are referred to as bulk, or buried, channel CCDs (BCCDs).
The buried-channel device is produced by doping a thin (approximately 0.5pm) region at
the surface of the semiconductor with the opposite polarity of the substrate. Figure 2.6
illustrates the energy band diagrams for both SCCD and BCCD devices. From these
diagrams, it can be seen that the potential energy minimum of the SCCD is right at the
insulator (SiOz) silicon interface. The potential energy minimum of the BCCD device is
well within the silicon.
Figure 2.6: Surface and buried-channel CCD energy band diagrams 7. (a) SCCD structure
and it's band diagram when empty (b) and with charge signal (c). (d) BCCD structure,
empty band diagram, and with a charge
signal present (c).
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Because the charge transferwithin the BCCD is away from the insulator surface,
the interface carrier trapping, and thus signal loss, is reduced. This results in higher
transfer efficiencies for BCCDs over SCCDs. Additionally, having the channel away from
the interface increases the device speed since carrier mobilities are not degraded asmuch
as in SCCDs by high vertical electric fields. Buried-channel devices do suffer from lower
charge handling capability due to lower capacitance, and higher current in the off-state
(zero charge) . The higher off-state current, or dark current, is due a higher rate of thermal
generation of carriers 8.
2.1.2 Applications
Both digital and analog applications forCCDs exist. ACCD functions as a dynamic
shift register, ormemory, for information. Whenworkingwith the presence or absence of
a charge at a fixed level, then the CCD is a memory for digital information. Since the
amount of charge stored in a CCD's potential wellmay be varied over a continuous range,
then analog informationmay be represented 9. Since a dynamic shift register is essentially
a delay line, it may be used in signal processing applications. For example, convolution
is the multiplication of a time-varying signal by a delayed value of itself.
A CCD imaging array is another analog application of the CCD. Exposed to a
focused image, each gate (or pixel) is charged to a level corresponding to the brightness at
that location. Picture information is then read, or clocked, out of the shift register to an
output stage.
Aside from the applications just described, the inventors of the CCD, Boyle and
Smith, in their paper introducing the device, recognized the possibility of using it as a
display device 10. They state that the inverse of reading information could be accomplished
"via shift register action and then forward biasing the MIS structure to force
minority carriers into the bulk where
radiation recombination takes
place."11
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No other mention of the CCD as a writing device has been found in the literature.
Perhaps, this idea did not catch on due to the fact that the "radiation
recombination"
the
authors mentioned would not produce visible radiation in silicon based devices. Direct
recombination in silicon, which would produce visible radiation, does not occur except in
very highly reverse-biased p-n junctions 12.
2.2 FEA Overview
2.2.1 Structure and Operation
A field emission transistor, or triode, is essentially amicroelectronic vacuum tube.
The device consists of a cold cathode, which is a source of electrons, a gate, or grid, for
controlling the extraction of electrons, and an anode which functions as the target, or
collector, for the electrons. These three terminals are analogous to the emitter, base, and
collector of a bipolar transistor or the source, gate, and drain of a MOS transistor. The
device is operated in a vacuum, just as a vacuum tube, in order to increase themean free















Figure 2.7: Field emission micro-triode
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Unlike a hot cathode, from which electrons are emitted due to thermal excitation,
the cold cathode emits electrons due to very high electric fields which result in quantum
mechanical tunneling of electrons from the cathode. High fields are achieved with this
micro-cathode by defining a very sharp point at the tip of the cathode. The sharpness of
the tip, as well as other geometrical factors, influences the current emitted from the tip.






where, A and B are constants, $ is the work function of the cathode material, and V is the
grid to cathode voltage. The Fowler-Nordheim plot in figure 2.8 shows how the height of
the of the tip with respect to the grid and the grid opening size influence the extracted
current. Figure 2.9 demonstrates that the sharper the tip, and the smaller the cone's half-
angle, the higher the current. This is done by introducing a figure ofmerit related to these
two quantities.
The plot in figure 2.8 shows currents of 100 to lOOOpA, however, 50 to lOOpA are
typical for a single tip. Extraction voltages as low as 10 to 15V have been reported for tips
on the order of 1pm in size. The use of arrays of emitter tips with a common grid results
in much higher current densities. In addition, the arrays tend to average the emission
which results in devices with greater uniformity of emission from array to array. These
concepts lend to the use of FEAs in flat panel display devices. Such a device, fabricated
by LETI CENG of France, is shown in figure 2. 10. This device uses a conductive screen,
coated with a phosphor, as the anode. A separately indexed FEA is used as the electron
"gun"
for each pixel. The current averaging improves the uniformity of light emission from
pixel to pixel while the higher current capability improves image brightness 16.
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Figure 2.9: Figure ofmerit for various cathode shapes, (a) Rounded whisker, (b)
Sharpened pyramid, (c) Hemispherical, (d) Pyramidal 15.













Figure 2. 10: (a) Cross-section of a single FEA tip in a flat-panel display, (b) Matrix
structure used for addressing each pixel 17.
Several methods exist for fabricating a device with the conical, or Spindt, type of
cathode described above. All of the methods are compatible with existing silicon wafer
processing equipment and techniques. The LETI CENG technique for producing tips
involves the masked deposition of molybdenum to form the cathode. This technique is
shown in figure 2.11.
The use of silicon as the tip material results in fabrication techniques which are
more compatiblewith standard integrated circuitprocessing techniques. Early techniques
for producing silicon tips involved wet chemical etching of silicon using potassium
hydroxide (KOH) . This technique resulted in pyramid shaped tips, as shown in figure 2.11,
due to the orientation dependent etching of silicon in KOH. As was shown in figure 2.9,
this structure has a low figure ofmerit, and thus generates low currents.
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of the parting layer
Figure 2.1 1: Fabrication sequence of LETI microtips
Figure 2.12: SEM photograph of KOH etched silicon pyramids 19.
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By using dry chemical, or plasma, etching of silicon and successive thermal
oxidation, a sharp pointmay be created. The thermal oxidation step serves to sharpen the
tip by consuming some of the silicon at the peak of the tip. This processing sequence is
outlined in figure 2.13. Figure 2.14 shows a SEM photograph of a finished tipwith a 2pm
diameter grid opening. In comparing figures 2.12 and 2. 14, it is apparent that this process









Figure 2.13: Fabrication sequence for dry-etched silicon field emitters
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Figure 2.14: Finished dry-etched silicon field emitter tip
The evaporation of insulator and gate material and lift-off process, steps e-f of
figure 2.13, are not the only technique for fabricating the grid part of the device. The
masking oxide caps may be removed with HF after the silicon etch (step c of figure 2. 13).
Next, the tips could be thermally oxidized for sharpening. Following this, BPSG could be
deposited and reflowed and then metal sputtered onto the wafer. The metal gate opening
would then be defined by lithography, metal etch, and oxide etch. This technique, which
was reported by R. Lee, et al., is shown in figure 2. 15. Advantages of this method include
greater compatibility with standard integrated circuit processing techniques. The
drawback of this method is that it requires an extra masking and extra etch steps, thus
the self alignment of the lift-offmethod (figure 2.13) is lost.






of anode A grid
Figure 2.15: Gate formation using BPSG as the insulator
2.2.2 Applications
As described earlier, field emission devices have been used in flat panel area
displays. The displays reported have been designed using simple matrix addressing
schemes and fabrication on glass substrates by the techniques shown in figure 2.11. Full
color capability is obtained using a screen such as in figure 2. 17. Silicon substrate based
FEAs have been fabricated only on uniformly doped substrates with no other circuitry.
Circuitry has been integrated with field emission devices in the implementation of
microwave generation and amplification devices. These devices, however, utilize lateral
cathode structures such as shown in figure 2.16.
Cathode Gate Control Anode
Figure 2.16: Lateral field emission device 23.
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LETI COLOR DISPLAY
TECHNIQUE USED:
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Figure 2. 17: LETI anode (screen) configuration for full color flat
panel display
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A device which integrates a field emitter tip with a MOSFET was proposed by A.
Ting, et al., of the U.S. Naval Research Laboratory. This device utilizes the FETgate as an
extra element of control over the FEA.
"The goal of the FEC cathode is to improve the performance of existing vacuum
FEAs and to enable the success ofenvisioned applications of these field
emitters."2
The cathode of the FEA in this device is electrically connected to the drain of the MOSFET









Figure 2. 18: Cross-sectional view of a FET controlled FEA 26.
Chapter 3
Theory of CCD Emitter
3.1 Structure
The CCD Emitter device is capable of taking digital or analog image information as
input and writing the image to a photosensitive medium one line at a time. Scanning the
photosensitive media, such as a piece of film or electrophotographic drum of a copier or
printer, across the linear device produces an area image. This concept is shown in figure
3.1. EDIP is another term for the CCD Emitter.
EDIP
SERIAL INFORMATION










Figure 3.1: Area information from a linear array device
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A four-phase CCD is used to transfer the analog or digital data to each pixel of the
linear arraywhere an FEA at each pixel acts as a miniature electron gun. Electrons from
the FEA strike a phosphor coated, transparent conducting anode resulting in the visible
display of the information. A vacuum enclosure is required for operation of the FEAs.
This enclosure must be transparent for viewing the visible information. Figure 3.2
shows




















Figure 3.2: CCD Emitter writehead 28.
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Not shown in figure 3.2, is an optical system for transfer of the image from the
phosphor screen to the photosensitive media. This may be required if it is not possible to
place the photosensitive media directly on the phosphor screen. One possible choice for
such a system is the SELFOC lens array 29.
It is shown in figure 3.2, how the CCD Emitter device utilizes a field effect
controlled FEA such as the one of figure 2.18. The source of the Control FET, as it is
called, must be set for accepting information from the CCD or for emitting electrons from
the FEA at the appropriate timeswhich requires additional transistors for switching. The
schematic for the switching circuitry is shown in figure 3.3 and a preliminary layout of two
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Figure 3.3: CCD Emitter switching circuit 30.
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Figure 3.4: CCD Emitter preliminary layout
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3.2 Principles ofOperation
3.2.1 CCD Emitter Operation
The following discussion refers to figures 3.3 and 3.4. Prior to introducing data to
the device, the FEA (control FET drain), control FET source, and external phase two
diffusion (source of S3) are set to V+ (+5V power supply) by closing switches S4, S2, and
S3 respectively. Image information is then introduced to the device using the input diode
(ID), signal gate (SGC), and storage gate (STC). Data may be digital or analog due to the
nature of the CCD as discussed in section 2.1.2. This method of introducing the data
results in charge packets which are linearly related to the input signal. A signal inversion
on the input (signal gate) is required. The reason for this will be discussed later.
The data is then gated through the CCD gates with the appropriated four-phase
clocking. Data is clocked the entire length of the device until each phase two gate, PH2,
contains charge information. Next, the information stored under all phase two gates is
transferred to the external phase two diffused regions, and thus the gates of the field effect
controlled FEAs, by enabling the TGL gates. Switch S3 is off to allow its source (external
phase two diffused region) to take on a value other than V+.
Following the transfer of charge, the control FET source is switched to a bias level,
which may be set to ground, by closing SI and opening S2. Current now flows in the
control FET at a level which is a function of the image signal charge level (gate voltage).
Electron emission from each FEA occurswhen the control FET drain is left floating, or S4
is switched off, and the FEA grid (CGL) is set to a positive voltage. Now, the grid functions
as the drain for the control FET. Since the control FET gate voltage is a function of the
image signal charge and the FEA current emission is related to this gate voltage, then the
FEA emission current is a function of the image signal charge.
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A positive relationship between image brightness, which is directly related to FEA
emission current level, and signal level is desired. A signal inversion at the input of the
CCD is required to maintain this relationship because a positive going input signal
increases negative charges in an n-channel CCD, which is the type being used. After
emission, which is the display of one line of the image information, CGL is set back to the
ground state and all the diffused regions are reset to V+ as described in the first paragraph
of this section. The cycle then repeats until each line of the image has been written.
3.2.2 Fabrication Technology and Performance Factors
For the CCD block of the CCD Emitter, an NMOS buried-channel technologywas
chosen. The n-channel devices have the advantage of higher operating speed over
p-
channel devices due to the higher mobility of electrons over holes. For this same reason,
and for compatibilitywith the CCD, NMOS enhancement type transistorswere used for the
switches SI through S4 and the control FET. Higher speed for the CCD is also an
advantage of the buried-channel (depletion type) device over the surface-channel
(enhancement type) device. In addition, a buried-channel CCD exhibits lower noise than
a surface CCD. A double-polysilicon processwas chosen for the four-phase CCD with the
gates of the S 1 -S4 switches being either poly 1 or poly2 , whicheverwas appropriate for the
layout. Double-poly, n-well CMOS processes are typically used for this type of CCD
arrangement, therefor, this technologywas chosen for the foundation of the CCD Emitter
fabrication process.
Plasma etching of silicon with a tip sharpening oxidation was chosen as the
technology for creating the emitter tips. These choices are based on the high figure of
merit for such a tip and the ease of integration into standard integrated circuit processing
techniques as discussed in section 2.2.1. Ease of integrationwas also themost important
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factor in selecting the grid formation process outlined in figure 2.15. Targets for the tip
and grid dimensionswere chosen to be as follows: 2pm high tipwith a 2pm diameter base;
tip as sharp as possible; 3pm diameter grid opening; peak of tip level with top of grid; a
large array of tips
(= 1000), each 4pm from center to center. These choices are also based
on the discussion in section 2.2.1. High currents are desired in order to provide high
brightness of the image, however, relatively high resolution was desired.
Table 3. 1 shows how there is a tradeoff between light output and resolution of the
CCD Emitter. In addition, it lists some of the other important factors that influence the
devices performance and their effects.
Table 3.1: Factors affecting CCD Emitter performance 32.
Factor Primary Effect
FEA size (number of tips) t Light output T
Resolution 1
Charge transfer capability T Light output T
Charge transfer speed T Speed T
Accelerating voltages T Light output T
Phosphor efficiency T Light output T
Phosphor decay time T Speed 4
Optical system losses T Light output 4
SELFOC lens array
Limits resolution
Receptor sensitivity t Speed T
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3.3 Applications and Advantages
The CCD Emitter is perfect for application that require either high resolution or
true-color output capability with very fast write times. Such applications include
electrostatic, or Xerographic, copying and printing of either black and white or color
images. This include FAX and color FAX The potential for very high resolution exists
because the device takes advantage of standard silicon processing techniques, in which
the dimensions of devices are always being shrunk with each short generation of the
technology. Such high resolutions are possible, greater than 1000 dpi, that photographic
quality reproduction of digitally stored photographs on negative or slide film is possible.
Using an area array ofCCD Emitters, flat panel displayswith resolutions exceeding HDTV
could be possible.
Currentwritehead technologies for application in electrostatic printers, copiers, and
FAXes, and film writers include LED and laser writeheads. Table 3.2 shows the
advantages of the CCD Emitter over these two technologies. Many of these advantages owe
to the simple control over the device because of the CCD. The CCD is attributed the
advantages of fast write time, simple switching circuitry, analog or digital input, simple
modulation of light level, low current, high efficiency, and no additional storage buffer.
Standard integrated circuit processing techniques are responsible for many of the other
advantages. These include very high resolution, as mentioned above, no moving parts,
high reliability, and low cost. The remaining advantages, namely primary color output,
parallel color output, and high light intensity are attributed to the use of the FEA with a
phosphor screen.
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Table 3.2: Writehead technology comparison
Advantage CCD Emitter LED Printhead Laser Source
Resolution Very high; >1000
dpi possible
Low; 400-600 dpi Very high
Primary colors Near true Not true primary Only with
filtering
Color output Parallel Parallel Sequential


















Light intensity High (tradeoff
resolution)
High High



















Design Layout and Maskmaking
4. 1 Layout Tools
Circuit layout was accomplished with the use of Mentor Graphics Chipgraph
software. This software is installed on the Apollo workstations which reside in the
Computer Engineering department's VLSI lab. Basically a polygon editing tool, this
software allows for hierarchical manipulation of the designs. This capability was used
extensively in the layouts of these designs. Once layouts were completed, a CIF file was
created with the MCIF utility for transferring the design to the fracturing software.
Fracturing, accomplished with CATS, will be discussed in section 4.4.
A custom process definition file was generated for the designs because the CCD
Emitter technology is not a standard (i.e. NMOS, PMOS, or CMOS) technology. The CMOS
process definition file was the basis since the fabrication process is based on a CMOS
process, as will be discussed in section 5.1. Several layer names were added. They are:
Mesa, Buried_Chan, Poly2, Tip, and Aperature. This process definition, given the name
sieger_ccd and residing in the file ccd.bin, is shown in figure 4. 1.
Design rules for all the layouts were based on MOSIS Scalable and Generic CMOS
Design Rules, Revision 6. A Lambda value of 5pm was used. In cases where no design
rules were available, theywere based on knowledge of the fabrication process and tools in
the RITwafer fab that will be used to fabricate the device. The layers forwhich this is the
case, are those that are listed above which were added to the process definition file.
29
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Figure 4. 1 : Custom process definition.
The Mesa level, which was included in the design, was not used on the reticles.
This level was for an option in the process which will be discussed in section 5.2. This
level was drawn wherever an FEA exists. It coincides exactly with the edge of the area
defined by the Tip level. Active area overlap of the Tip and Mesa levels was kept at 5pm.
The Aperature consists of 3pm circles which are concentric with the 2pm circles that
define the tips. Thus, the overlap of the Aperature level to the Tip level is only a half
micron, making alignment of these two levels extremely critical. NJmplant, or N_Select,
design rules were used for the buried channel level and polyl design rules were used for
the poly2 level. The overlap of poly2 to polyl in the CCD was taken as 5pm.
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4.2 FEA-Only Device
In the development of the CCD Emitter device, not onlywas the layout of the entire
device required, but the development ofthe process required fabrication, and thus layouts,
of only the FEA portion of the device. For this design, a cell was created which is an array
900 tips (30 x 30) which are 2pm in diameter and 4pm from center to center, all ofwhich
are within a doped region defined by the Active_Area level. This array is referred to as
TIP_ARRAY. The array also includes a 2pmwide strip on each of two adjacent sides of the
array. These two structures were included to allow for measurement of silicon etch
undercut during the silicon etch experiment. This is discussed in section 6.2.2. Figure
4.2 shows a simplified representation of the tip array.
Figure 4.2: Tip level of the tip array used in the FEA-only device (not to scale).
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A single die, titled TIPS_ONLY, is an array of 256 (16 x 16) of the tip array cells for
a total size of 3712pm by 3932pm. Large contacts are made to the active region of each
array, which are all connectedwith lines on themetal level. These lines are all connected
at one end of the chip to form the cathode connection. Metal lines parallel to the cathode
lines and passing over the tips are connected at the other end of the chip to form the grid
or gate connection. Both the TIPS_ONLY and TIPARRAY cells are given in Appendix 1 .
Alignment marks for the GCA-6700 steppers, which were used for the photolithography
steps in the fabrication of the devices, were implemented on each of the six levels of the
design in the cell named GCA6700. The inclusion of an alignmentmark on each levelwas
for alignment on later levels in case the alignmentmark on the first level was not visible
due to processing. All marks were shifted 200pm in the negative x direction (GCA-6700
axes) from the previous level's mark.
4.3 CCD/FEA Project Chip
The main focus on the project chip is the CCD Emitter device. Using the
hierarchical design approach, a cell, PIXEL, was created which consists of a single
four-
phase BCCD with 50pm by 50pm gates (cell CCD), a single 30 by 30 tip FEA (cell FEA),
and the five transistor switching circuit shown in figure 3.3. Transistors S2, S4, and
Control FET have polyl as their gate material. Transistors SI and S3 use poh/2 for the
gates. Additionally, an input cell was created, as INPUT_CELL. This cell includes an input
diode (ID), two control BCCD gates (SGC and STC), each 50pm by 50pm, and parallel
metal and polysilicon lines for connecting to all the signals on the PIXEL cell. These two
cellswere designed such that a long line of pixels could easily be obtained by overlapping
copies of PIXEL by 5pm and then overlapping INPUT_CELL by 5pm on the left end of the
line ofpixels. Plots of theses cells and all of the cells referred to in the following discussion
may be found in Appendix 1 .
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Three copies of a single pixel CCD Emitter with probe pads (ONE_PIXEL) are
included on the chip, titled TVCHIP. This device was created by including the input cell
and one pixel cell. An output diode (OD) was also added to the right side of the pixel for
taking out charge from the BCCD if necessary. Also, four copies of a ten-pixel CCD
Emitter (PIXELS_10) are implemented. These two different devices will allow for complete
testing of the CCD Emitter's functionality and the scheme for shifting a line of image data
into the device.
An array of eight sixteen-pixel long devices is included for testing uniformity of
emission from the FEA's. This device is referred to as PIXEL_ARRAY. The eight lines are
wired in parallel such that each line will display the same information. Every other line
consists of a line of a vertically mirrored version of the pixel, called PIXEL_90, and a
mirrored version of the input cell, INPUTCELL_90. These mirrored versions of the cells
described above were designed in a manner as to reduce space required for
interconnections. On one end of the cells, the PHL1 , PHL2, PHL3, and PHL4 lines may be
shared between a cell and its mirrored version. On the other end, the V+ CONTROL and
V+/BIAS CTRL B lines may be shared.
All of the building blocks used to create these complex cells were implemented
separately for testing purposes. All of these
"test"
deviceswere wired to 100pm by 100pm
metal pads spaced 100pm apart. This pad arrangement allows for the use of the standard
test chip probe card in the RIT Microelectronic Engineering test facility. Included on the
project chip are devices that consist of a single 30 by 30 array of field emission tips
(FEA_ONLY) and a single four-phase BCCD (CCD_ONLY). Included in the TEST_STRUCT
cell, are individual NMOS, PMOS, and BCCD transistors, all with both polyl and poly2
gates. Also included in TEST_STRUCT, are cross-bridge Kelvin resistors for measuring
contact resistance of the 10pm by 10pm contacts used throughout the designs, and Van
Der Pauw resistors for measuring sheet resistance of the material layers.
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4.4 Maskmaking and Stepper Job
Design fracturingwas accomplishedwith CATS. This package converts the designs
to a series of trapezoids. These trapezoids, which only approximate the design, are in a
format that is readable by the MEBES I electron beam system. This system writes the
patterns, one level at a time, to the resist coated 5x stepper reticles that are used to
fabricate the device. Positive e-beam resist was used in the fabrication of all masks and
the silicon process is designed to all be done with positive resist. The use of positive resist
for both mask and wafer processing means that any drawn area on the layout will be an
be a transparent area on the mask, and thus an area on the wafer that is free of resist
after exposure and development. Based on this, several of the design levelswere reversed.
Since fracturing only approximates the design, complex geometric shapes are not
written to the reticle exactly as designed. For these layouts, complex patterns were used
only on the Tip and Aperature levels. Fracturing these levels for the standard 0.5pm
e-
beam spot size, or resolution, resulted in circles (2pm and 3pm diameter) with very rough
edges. Final fracturing of these two levels required the 0.25pm spot size. Fracturing at
this smaller spot size, however, uses more memory than fracturing at 0.5pm. Data
compressionwas used in order to fit these two fractured patterns on theMEBESmagnetic
tape. Patterns fractured with this smaller spot size also required higher MEBES write
times.
All fracturing was done using the cmos_nw.clay file with the CIFLIB utility.
Magnification was set at 5x, height [512], and the orientation used was Mirror90. This
orientation causes the design to be right-reading, or as-designed, on thewafer. The extent
commandwas issued only once in order to ensure that each levelwas centered around the
same point to avoidmis-alignment during fabrication. Tables 4. 1 and 4.2 summarize the
fracturing options used for each layer of the TIPS_ONLY and TVCHIP.
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1 2 254 Active_area No 0.5 M920609R1_01 No LOCOS.
2 18 250 Mesa Yes 0.5 M920609R1_02 Not used.
3 15 252 Tip No 0.25 M920609R1_03
4 10 253 Contact_a No 0.5 M920609R1_04
5 16 251 Aperature No 0.25 M920609R1_05
6 12 255 Metal2 Yes 0.5 M920609R1_06












1 1 249 N_well No 0.5 G890914TS_01
18 244 Mesa Yes 0.5 Not used.
2 2 255 Active_area Yes 0.5 G890914TS_02
3 1 249 Field_Vt Yes 0.5 G890914TS_03 N_well
compliment.
4 3 245 Buried_chan No 0.5 G890914TS_04
5 6 248 Polyl Yes 0.5 G890914TS.05
6 7 247 Pory2 Yes 0.5 G890914TS06
7 15 246 Tip No 0.25 G890914TS07
8 5 252 P_implant No 0.5 G890914TS_08
9 4 250 N_implant No 0.5 G890914TS_09
10 10 253 Contact_a No 0.5 G890914TS_10
11 16 243 Aperature No 0.25 G890914TS_11
12 11 254 Metal 1 Yes 0.5 G890914TS_12
13 17 251 Passivation No 0.5 G890914TS_13
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Masks have been completed for all of the designed levels for both parts of the
project. For the TIPS_ONLY design, each level of the chip was repeated in a 3 by 3 array
on the reticle. Thus there are five reticles for this design. The advantage of the 3 by 3
array is that it exposes nine die on the wafer per stepper exposure which results in a total
wafer exposure time one ninth of that required if only a single die was exposed each
stepper exposure. Another advantage is that the stepper job definition was
straightforward. Theoretically, a single passmay be used for all levels once the key offsets
and shifts have been determined for proper alignment. Shifts must, of course, be
determined after confirming that the stepper baseline is set correctly.
A second pass was implemented in the stepper job which is titled TSIEGER and
resides on GCA STEPPER01. The second pass allows for the use of the alignment mark
from level 3, the Tip level, in case the alignment mark from level 1 is not visible after
processing. The alignment mark from level 3 is shifted 400pm in the negative x direction
(when using GCA-6700 axes) from the
level 1 alignment mark. In order to use this
alignment mark, therefor, an additional shift of 0.4mm (400pm) is used in pass 2. The
MEBES job decks and GCA stepper job decks are contained in Appendix 2.
The entire stepper job for the TIPS_ONLY design should be re-written to include a
different pass for each level. Itwas determined late in the processing that different shifts
are needed for each level even if baseline is set correctly for the
stepper. This is the case
because the extent command must have been issued for each level of the
design during
fracturing.
The MEBES job and stepper job are much more
complex for the TVCHIP design.
Due to the large number of levels, a reticle for
each level would have been too costly. To
reduce the number of reticles, four levelswere
written on each reticle. Thus, levels 1-4 are
on one reticle, levels 5-8 on the second,
levels 9-12 on the third, and level 13 on the
fourth. Figure 4.3 shows the arrangement of the levels
on the reticle plates.
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Figure 4.3: Arrangement ofTVCHIP reticles.
The stepperjobwaswritten using a separate pass for each of the four positions on
the reticle. Levels 1, 5, 9, and 13 use pass 1 of the job; levels 2, 6, and 10 use pass 2;
levels 3, 7. and 1 1 use pass 3; and levels 4, 8, and 12 use pass 4. Key offsets and shifts
have been determined and entered into the job deck. The shifts, which are based on using
no shiftswhen exposing the first level, are the same for levels 2 through 13. Therefor, the
shifts, which are requiredwhen exposing levels 5, 9, and 13with pass 1 , must be removed
from pass 1 when exposing level 1 . TheMEBES and stepper job decks may again be found
in Appendix 2.
Chapter 5
Process Design and Simulation
5. 1 Process Foundation
Targets for the fabrication of the FEAs were given in section 3.2.2. An additional
target of the FEA fabrication was to have the processing steps for the FEA compatible a
"standard", i.e. typical for the integrated circuit industry, n-well CMOS process because
the n-well CMOS process was chosen as the foundation for the CCD fabrication.
Specifically, RITs n-well CMOS process was chosen as the basis for the work. The
important steps of this process are listed in table 5.1. Most of this process typifies an
industry CMOS process. Where the steps did not reflect standard CMOS steps, theywere
modified to reflect more typical processing of CMOS devices. Note that the step numbers
are not sequential. This is to allow for the addition of steps for fabrication of the CCD and
FEA.
All steps that were modified, added for fabrication of the CCD, or added for
fabrication of the FEAs, were simulated and confirmed through processing of those steps
on an individual basis. Additional process design targets are related to the buried-channel
CCD construction. They are, buried-channel junction depth of 0.5pm and gate oxide
thickness of 750A (under both polyl and poly2 gates).
38
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Table 5.1: RIT n-well CMOS process.
1 Starting wafers <100>, p-type, boron doped, 5-15 Q-cm
2 Alignment oxide growth 1000C, lOmin dry 02 + 55min wet 02 + 5min dry 02
+ 1150C, 600minN2
Expected oxide thickness: 3300A





1000C, lOmin dry 02 + 25min wet Oz + 5min dry 02
+ 1150C, 1250minN2
+ 8O0C, 400min N2
Expected junction depth: 5pm
950C, 30min dry 02; 200A
LPCVD; 790-810C; 12.5min deposition; 900A
6 Pad oxide growth
7 Nitride deposition
8 Pattern Active - mask level #2
9 Pattern Field Threshold Adjust - mask level #3
10 Field threshold adj. implant Boron 11; 35keV; 2E13-1E14
ions/cm2
11 Field oxide growth (LOCOS) 800C, 15min dry 02
+ 1 100C, 25min dry 02
12 Kooi oxide growth
13 Threshold adjust implant
16 Gate oxide growth
17 Polysilicon deposition
18 Polysilicon doping
+ 950C, 15min dry 02 + 380min wet 02 + 30min N2
Expected oxide thickness: 7500A
900C, 25min dry 02 + 25min wet 02 + 35min dry 02
Expected oxide thickness: 540A
Boron 11; 35keV; 1-3E12
ions/cm2
950C, 15min N2 + lOOmin dry 02 + 30min N2
Expected oxide thickness: 550A
LPCVD; 610C; 56min deposition; 5000A
Emulsitone N-250 spin-on dopant
950C, 10minN2
Expected sheet resistance: 45 2/sq
19 Pattern Poly gates
- mask level #4
29 Pattern p+ S/D - mask level #5
30 p+ S/D implant BF2+; 55keV; IE 15
ions/cm2
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31 Pattern n+ S/D - mask level #6
32 n+ S/D implant Phosphorous; 35keV; IE 15
ions/cm2
33 Passivation oxidation 900C, 15min wet 02; lOOOA
34 Glass deposition Allied Accuglass 2 1 1
35 Densify 900C, 30min wet 02; 3000A
36 Pattern Contacts - mask level #7
37 Aluminum deposition Sputter 0.5pm
38 Sinter 450C, 20min forming gas (90% N2, 10% HJ
40 Pattern Metal - mask level #8
5.2 Integration of CCD and FEA Technologies
In order to fabricate the buried-channel CCD, steps for defining and implanting a
buried-channel region and steps related to the second polysilicon level were added to the
n-well CMOS process. These steps are outlined in table 5.2. The parameters for these
steps that were determined by simulation and experimentation are indicated. These will
be further discussed in chapter 6.
Table 5.2: Process steps added for CCD.
14 Pattern Buried Channel - mask level #4
15 Buried channel implant Phosphorous; 150keV; 2.5E12
ions/cm2
16 Gate oxide growth 950C, 15mm N2 + 125min dry Oz + 30min N2
Expected oxide thickness: 750A
17 Polysilicon deposition LPCVD; 610C; 73min deposition; 6500A
20 Gate oxide etchback To 200A in regions where poly2 gates will be.
21 First isolation oxidation 950C, 15min N2 + 1 lOmin dry 02w/ TCA + 30min N2
Expected oxide thickness: 750A in poly2 gate regions.
22 Polysilicon2 deposition LPCVD; 610C; 73min deposition; 6500A
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23 Polysilicon doping Emulsitone N-250 spin-on dopant
950C, lOmin N2
Expected sheet resistance: 45 Q/sq
24 Pattern Poly2 gates - mask level #6
25 Second isolation oxidation 900C, 25min wet 02; 1200A in FEA region.
In addition to the steps thatwere added for the CCD fabrication, several stepswere
added or significantly modified for fabrication of the FEA's emitter tips and grid. These
steps are outlined in table 5.3. Again, the table reflects the final results which will be
discussed in chapter 6.
Table 5.3: Process steps added or significantlymodified for FEA.
26 Pattern Tips - mask level #7
27 Oxide etch RIE; 200W; 170:60:48sccmCHF3:C2F6:CO2; 150mtorr;
2min
28 Silicon etch RIE; 190W; 10:4:7sccm SF6:02:C02; 73mtorr; 3min
Final depth of etch: 1.9-2. lpm
33 Tip sharpening oxidation 900C, 75 min wet 02; 2500A in valley of FEA.
34 Glass deposition 2000A undoped LTO + 12000A BPSG; 420C.
BPSG: 4%byweightboron, 4%byweight phosphorous.
35 Reflow 900C, 60 min N2
39 Pattern Aperature - mask level #11
The steps described listed in table 5.3 result in emitter tips that are 2pm highwith
the peak of the tip approximately on the same
level as the silicon/silicon dioxide interface
of the CCD and other circuitry. In order to
"planarize"
the device, that is to make the base
of the tips levelwith the silicon/silicon dioxide interface
of the CCD, anothermasking and
oxide etch and silicon etch step would be required.
This option would allow for the use
of the lift-off type of grid fabrication sequence (figure 2.13) without an abrupt step where
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the FEA ended. In this manner, a single level of metal, the same as used for the grid,
could be used to run the CGL (grid control) lines. Themasking level, whichwas included
in the designs but not used, is called theMesa level. Thismasking step, an oxide etch and
silicon etch (2pm deep) could be performed immediately after the n-well drive-in (figure
5. la-b). The remainder of the processingwould be performed as described above. Emitter
tips would be defined and etched in the 2pm high mesa with the edges of the mesa













Figure 5.1: (a) Pattern Mesa level and etch
oxide, (b) Etch silicon 2pm deep, (c) Pattern
Tip level and etch oxide, (d)
Etch silicon 2pm deep.
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5.3 Process Simulation Using SUPREM-3
All process parameters were derived from simulations using the one-dimensional
TMA SUPREM-3 process simulation software. Simulations of each step thatwasmodified
from or added to the starting CMOS process was simulated either individually or as part
of a sequence of steps to create the appropriate structure. The procedurewas to startwith
the default coefficients and optimize process parameters (time, temperature, etc.) tomatch
the design target. Next, the process stepwas run in thewafer fab using these parameters.
Measurements of the appropriate design target (oxide thickness, sheet resistance, etc.)
were then made. The coefficients used by SUPREM-3 were then modified to match the
simulations to themeasured results. The process step was then re-simulated and re-run
to confirm the results of the simulations.
Figure 5.2 shows an output deck from the optimization of the linear oxidation rate
coefficient in wet 02 based on the results from the Kooi oxide growth. This deck shows
how an optimization loop was used to obtain the coefficient by setting the optimization
target to the measured oxide thickness of 0.0993pm. Table 5.4 lists all the coefficients
arrived at in this manner in the form ofAmbient statements used by SUPREM-3. These
coefficientswere used in the simulation of the entire process forwhich the results may be
found in Appendix 3. The first Ambient statement sets up the effect of chlorine on
oxidation rate for 950C in dry 02 with 5% HC1. The next statement sets up the dry 02
linear oxidation rate and oxidation rate in the thin oxide regime. The third and fourth
statements are the linear oxidation rate and diffusion enhanced oxidation rate forwet Oz.
Table 5.4: Optimized SUPREM-3 coefficients.
Ambient 02 Lin.Clde Column=3 Temperature=950 Table(4)=0.9848
Ambient 02 <100> ThinOx.0=2.2632E7 H.Lin.0=1.1649E5
Ambient H20 <100> H.Lin.0=1.5049E6
Ambient H20 <100> Gamma.0=3813
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Figure 5.2: SUPREM-3 coefficient optimization example.
SUPREM-3
Version C, Revision 9002
Copyright (C) 1985,1986,1987,1988,1989,1990




Statements input from file OPT_EX.S3I
1. . . Title
2. . . Comment




5. . . Loop
6. . . Assign
7. . . $
8. . . Comment
9. . . Comment
10. . . Ambient
11. . . Ambient
12. . . Ambient
13. . . Ambient
14. . . $
15. . . Comment
16. . . Diffusion
17. . . Comment
18. . . Comment




21. . . Assign
22. . $
23. . . Stop
CCD/FEA - Kooi Oxidation Development
Todd Sieger Aug. 5,1992 File: KOOIOX_l
<100> Silicon Resistivity Boron=5
Thickness=12 dX=.04
Steps=50 Optimize
Name=WOXR N.Value=lE5 Lower=lE5 Upper=3E6 Optimize
Set up coefficients for oxidations in 02 & Wet02 (H20)
ambients based on process results.
02 Lin.Clde Column=3 Temperature=950 Table (4 ) =0 . 9848
02 <100> ThinOx.0=2 .2632E7 H.Lin . 0=1 . 1649E5
H20 <100> H.Lin. 0=@WOXR
H20 <100> Gamma. 0=3813
Grow Kooi Oxide (-1000A) .
Time=50 Temperature=900 Wet02
Wet 02 turned off after soak.
Pull the wafers out at 900C.
Name=K0X Thickness Layer=2
Target=0.0993
Name=K0X N .Value=NINT( 10000 *@KOX)
End
Input line # 3
Coefficient data group read
File: S3COF0
Date: 28-AUG-92 15:45:55
Documentation from data file:
SUPREM-3 Revision 9002 coefficient initialization
Input line # 2 0
Optimization successful:
Smooth minimum found.
12 function evaluations in 3 iterations.





















KOX 9.9300E-02 9.9300E-02 1
0.00
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5.4 Emitter Tip Simulation Using SUPREM-4
Since large geometries (greater than 10pm)were used in the layout of the CCD and
switching circuit, one-dimensional simulations at several different points, or cross-
sections, accurately simulated the structure. That is, no two-dimensional effects were
present in the CCD or switching circuit due to small dimensions. Since the emitter tips
were very small (2pm) and were non-planar, two-dimensional simulations were desired.
Thesewere necessary in determining the tip sharpening oxidation time due to geometrical
effects of the tip.
TMA SUPREM-4 was used of the two-dimensional process simulations. The grid
spacing in the vertical direction was matched to that used in the SUPREM-3 simulations
for compatibility (to get the same results in large flat areas). Following the grid setup, the
profiles ofboron and phosphorous in the silicon prior to the tip etchwerematched to those
obtained from SUPREM-3 at the same point in the process. This was done by using the
PROFILE statement in SUPREM-4 with a printout of the concentration at every point
obtained from SUPREM-3 with the PRINT CONCENTRATION command. Figures 5.3 and
5.4 demonstrate the matching dopant profiles before the silicon etch.
Next, the tipwas etched to the desired dimensions; 2pm deep with an undercut of
0.9pm using a series of etch statements. The curvature was assumed based on experience
with dry chemical etching. The resulting structure is shown with the simulation grid in
figure 5.5. Figures 5.6 and 5.7 show that following the silicon etch step the SUPREM-3
and SUPREM-4 dopant profiles still match.
Since SUPREM-3 and SUPREM-4 use different models for diffusion and implant,
the profiles from both no longermatched following the n+ source/drain (S/D) implant and
tip sharpening oxidation. This is shown in figures 5.8 through 5.13. In order to make
these simulations meaningful, SUPREM-4's oxidation enhanced diffusion coefficient for
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phosphorous, FI, was varied until the oxide thickness grown in the flat region where the
silicon was etched 2pm (tip valley region) matched that grown in the SUPREM-3
simulation of the same cross-section. Once this was determined, a time for the tip
sharpening oxidation was arrived at by trial and error. The time was varied until a sharp
point was created at the peak of the tip. The input deck for the final SUPREM-4
simulation of the tip is given in Appendix 3, page A3-40. Results of this simulation will
be given in the next chapter.
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Figure 5.3: Dopant profile before tip (silicon) etch for SUPREM-3.
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Figure 5.4: Dopant profile before tip (silicon) etch for SUPREM-4.
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SUPREM 4 Grid for FEA Tip
Figure 5.5: SUPREM-4 simulation structure and grid.
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SUPREM-3: FEA Tip Valley Before n+ Implant
21T
Figure 5.6: Dopant profile after tip (silicon) etch for SUPREM-3.
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Figure 5.7: Dopant profile after tip (silicon) etch for SUPREM-4.
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SUPREM-3: FEA Tip Valley After n+ Implant
217
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Figure 5.8: Dopant profile in valley after tip etch and n+ implant for SUPREM-3.
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Figure 5.9: Dopant profile in valley after tip etch and n+ implant for SUPREM-4.
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211
SUPREM-3 : FEA Tip Peak After Sharpening
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Figure 5.10: Dopant profile in peak after tip sharpening for SUPREM-3.
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Figure 5. 1 1: Dopant profile in peak after tip sharpening for SUPREM-4.
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SUPREM-3: FEA Tip Valley After Sharpening
211
0.00 0.20 0.40 0.60 0.80
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Figure 5. 12: Dopant profile in valley after tip sharpening for SUPREM-3.
SUPREM-4: FEA Tip Valley After Sharpening
: 17-
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Figure 5. 13: Dopant profile in valley after tip sharpening for SUPREM-4.
Chapter 6
Results
6.1 CCD Emitter Process Outline
An outline of the final processing sequence is shown in table 6. 1, with details of the
process given in Appendix 5. The steps outlined in bold are those which already existed
in the RIT n-well CMOS process but were modified. Italicized steps are those added or
modified due to the inclusion of the CCD and underlined steps are those added ormodified
due to the inclusion of the FEA. A detailed discussion of the modifications follows later
in this chapter.
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Table 6. 1 : Final CCD Emitter process.
1 Starting wafers
2 Alignment oxide growth
3 Pattern n-Well mask level #1
4 n-Well implant
5 n-Well drive-in
<100>, p-type, boron doped, 5-15 ficm
1 100C, 60min wet 02
+ 1150C, 600minN2
Expected oxide thickness: 6000A
Phosphorous; 130keV; 6E12
ions/cm2
1000C, lOmin dry 02 + 25min wet 02 + 5min dry 02
+ 1150C, 1250minN2
+ 800C, 400min N2
Expected junction depth: 5pm
1100C, 15min dry 02; 580A
LPCVD; 790-8 10C; 20min deposition; 15O0A
6 Pad oxide growth
7 Nitride deposition
8 Pattern Active - mask level #2
9 Pattern Field Threshold Adjust - mask level #3
10 Field threshold adj. implant Boron 11; 35keV; 3E13
ions/cm2
11 Field oxide growth (LOCOS) 800C, 15min dry 02
+ 1 100C, 25min dry 02
+ 950C, 15min dry 02 + 400min wet 02 + 30min N2
Expected oxide thickness: 8OO0A
12 Kooi oxide growth 900C, 50min wet 02
Expected oxide thickness: 1000A
13 Threshold adjust implant Boron 11; 35keV; 2E12
ions/cm2
14 Pattern Buried Channel
-
mask level #4
15 Buried channel implant





950C, 15min N2 + 125min dry 02 + 30min N2
Expected oxide thickness: 75QA
LPCVD; 610C; 73min deposition; 6500A
Emulsitone N-250 spin-on dopant
950C, 10minN2
Expected sheet resistance: 45 Q/sq
19 Pattern Polyl gates - mask level #5
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20 Gate oxide etchback
21 First isolation oxidation
22 Polysilicon2 deposition
23 Polysilicon doping
To 200A in regions where poly2 gates will be.
950C, 1 5min N2 + 11Omin dry 02 w/ TCA + 30min N2
Expected oxide thickness: 750A in poly2 gate regions.
LPCVD; 610C; 73min deposition; 6500A
Emulsitone N-250 spin-on dopant
950C, 10minN2
Expected sheet resistance: 45 Cl/sq
24 Pattern Poly2 gates - mask level #6
25 Second isolation oxidation 900C, 25min wet 02; 1200A in FEA region.
26 Pattern Tips - mask level #7
27 Oxide etch
28 Silicon etch
29 Pattern p+ S/D - mask level #8
RIE;200W; ^O^O^SsccmCHF^gF^CO,,: 150mtorr;
2min
RIE; 190W; 10:4:7sccm SFc:Oq:COq; 73mtorr; 3min
Final depth of etch: 1.9-2.1um
30 p+ S/D implant
31 Pattern n+ S/D - mask level #9
32 n+ S/D implant




Phosphorous; 35keV; IE 15
ions/cm2
900C, 75 min wet 02; 2S00A in valley of FEA.
2000A undoped LTO + 12000A BPSG: 420C.
BPSG: 4% by weight boron, 4% by weight phos.
35 Reflow 900C, 60 min N,
36 Pattern Contacts - mask level #10
37 Aluminum deposition Sputter 0.5pm
38 Sinter 450C, 20min forming gas (90% N2, 10% H2)
39 Pattern Aperature
- mask level # 1 1
40 Pattern Metal - mask level #12
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6.2 CMOS Process Modifications
The steps highlighted in bold only are steps which were part of the original RIT
n-
well CMOS process but were incompatible with the
"standard"
CMOS, and thus CCD
Emitter, process. The first of these is the alignment oxide growth. An thicker oxide was
desired in order to increase the step difference of the alignmentmark so that it would be
visible during later lithography levels. This was necessary because there are 13 masking
levels, including bond pad openings in the passivation, versus the 9masking levels ofbase
CMOS process.
Next, the pad oxide was increased to 580A and the nitride thickness to 1500A.
This arrangement is more typical of a standard CMOS process. It was also necessary for
masking the field threshold implant because the complement of the n-well mask, rather
than the n-well complement orred with the active mask, was used as the field threshold
adjustmask. A value of 3E13
ions/cm2
was chosen for the field threshold adjust implant
because it typifies a CMOS process and should be high enough to provide adequate
isolation between transistorswith the increased field oxide thickness. The field oxidewas
increased from 7500A to 8000A. Another step that was changed to reflect a standard
CMOS process was the Kooi oxide growth. This oxide thicknesswas increased to lOOOA.
Finally, the threshold adjust implant was chosen to be 2E12 ions/cm2. This value,
determined from simulations, provides reasonable threshold voltages (+1V and -2V) with
onlyminor compensation of the phosphorous dopant in the buried-channel.
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6.3 CCD Process Steps
The buried-channel implant was determined to be 150keV, 2.5E15
ions/cm2
to
provide a 0.5pm final junction depth. The gate oxide thickness was changed from 550A
to 750A by increasing the growth time and using TCA during growth. Polysilicon was
deposited to a thickness of6500A immediately following the gate oxidation . This thickness
was arrived at from simulations. Keeping the polysilicon doping step as it was to get a
sheet resistance below 100 Q/sq required the increased polysilicon thickness to avoid
diffusing phosphorous through the gate and into the substrate. The second polysilicon
deposition and doping utilized the same parameters as the first. In order to obtain the
same gate oxide thickness under the poly2 gates as under the polyl gates, the oxide in
these regionswas etched back to 200A following polyl patterning and then grown back to
750A during the first isolation oxidation. This oxidation step was performed in the same
ambient as the gate oxide growth to obtain a high quality oxide under the poly2 gates. The
second isolation oxide thickness was chosen to provide a sufficient mask for the silicon
etching to form the emitter tips. This entire sequencewas processed, including successive
thermal steps, to confirm that no phosphorous penetrated through the gate from the
polysilicon.
6.4 FEA Process Steps
Due to the three-dimensional nature of the emitter tips and the fact that plasma
etch processes can not be simulated, the FEA process steps were run in the fab to
determine the processing parameters. Fabrication ofa subset of the CCD Emitter process,
shown in table 6.2, was completed to produce samples for experimentation. The goal was
to mimic the conditions (oxide thicknesses, doping levels, etc.) that would be seen in the
entire CCD Emitter processing. The final results for these steps are shown in table 6.2.
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Table 6.2: FEA-only process.
1 Starting wafers <100>, p-type, boron doped, 20-40 Q-cm
2 Alignment oxide growth 1 100C, 60min wet 02
+ 1150C, 600minN2
Oxide thickness: 6000A
3 Pattern n-Well - mask level # 1
4 n-Well implant Phosphorous; 150keV; 8E12
ions/cm2
5 n-Well drive-in 950C, 20min wet 02 + 15min N2
+ 1 125C, 1920min dry 02
Junction depth: 6.7pm
Oxide thickness: 7400A
26 Pattern Tips - mask level #2
27 Oxide etch RIE; 200W; 170:60:48sccm CHF3:C2F6:C02; 150mtorr;
17min
28 Silicon etch RIE; 190W; 10:4:7sccm SF6:02:C02; 73mtorr; 3min
Final depth of etch: 1.9-2. lpm
31 Pattern n+ S/D - mask level #3 Same mask as level 1
32 n+ S/D implant Phosphorous; 35keV; IE 15
ions/cm2
33 Tip sharpening oxidation 900C, 75min wet Oz; 2500A in valley of FEA.
34 Glass deposition 20O0A undoped LTO + 120O0A BPSG; 420C.
BPSG: 4% byweightboron, 4% byweight phosphorous.
35 Reflow 900C, 60min N2
36 Pattern Contacts - mask level #4
37 Aluminum deposition Sputter 0.5pm
38 Sinter 450C, 20min forming gas (90% N2, 10% H2)
39 Pattern Aperature - mask level #5
40 Pattern Metal - mask level #6
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It should be noted that the starting wafer resistivitywas 20-40 Q-cm instead of
5-
15 Q-cm due to wafer availability. Also note that the n-well implant and drive-in
parameters are different than those used defined for the CCD Emitter process. Neither of
these factors should have a major impact on the experiments performed for determining
the silicon etch parameters since thewell dopingwould still be very close to that forwafers
processed with the CCD Emitter process. Finally, note that the tip etch masking oxide
thickness was 7400A versus 12O0A in the CCD Emitter process. This should also not
have a major impact on the determination of the silicon etch parameters.
6.5 Silicon Etch Determination
Samples were prepared by processing silicon wafers through step 26 (tip
patterning) of table 6.2. Next, since a small number ofwafers were processed and some
would be required for experiments following the silicon etch determination, two wafers
were broken up into 1 1 one inch squares. Each sample was mounted to a dummywafer
with hard-baked resist for the RIE experiments. Oxide etch parameters were obtained
from a study of Si02 etching at RIT 34. These parameters provide a nearly vertical oxide
sidewall, therefor maintaining the 2pm tip mask pattern, and high Si02:Si selectivity.
A statistically designed screening experiment was used for determining the etch
parameters so that only the 1 1 sampleswould be required. Since four factorswere varied
over three levels each, a full-factorial design would require 81 samples. The starting
values for the silicon etch were derived from the development of a trench etching process
at RIT 35. The etch gas, SF6, was maintained at lOsccm and the etch time wasmaintained
at 3min 45sec (determined from a preliminary run)while the diluents, pressure, and power
were varied as shown in table 6.3. Table 6.4 shows the experimental matrix and
randomized run order.
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02 (seem) 0 3 6
C02 (seem) 0 5 10
Pressure (mtorr) 60 80 100
Power (W) 150 200 250
Table 6.4: Screening experiment design and run order.
Run # oa co2 Pressure Power
11 + + + +
6 + +
3 + +






2 0 0 0 0
8 0 0 0 0
10 0 0 0 0
CHAPTER 6. RESULTS 61
The results of the etch experimentwere evaluatedwithAlpha-step profilometry and
SEMs. Etch depth was measured with the Alpha-step as shown in the example in figure
6.1. This measurement shows an etch depth of 1.85pm. Etch depth was confirmed and
undercut was determined using SEM images. The corner of the tips-only device, where
the 2pmwide wedges meet, was used in cases where the oxide caps were removed due to
too much undercut. Figure 6.2 shows one example of the comer structure in which the
undercut is 0.5pm and the etch depth is 1 .5pm. Table 6.5 summarizes the results for all
the runs. Aspect is the ratio of undercut to vertical etch depth. Figures 6.3 and 6.4
represent the varied results obtained from the experimentalmatrix. SEM photos of all the
samples may be found in Appendix 4.
5o\J\ scoXe.
Figure 6.1: Alpha-step profile of a sample after silicon etch.
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Figure 6.2: FEA-only corner structure used for SEM measurements (lOOOOx
magnification).
Table 6.5: RSI table of silicon etch results.
TIP. 11R X 7C
25- AUC -92 19:53 Pag e 1
0 1 02 2 C02 3 Press . 4 Power 5 Vert_Etch 6 Undercut 7 Aspect
(seem) (seem) (mtorr) (Watts) (um ) (um)
1 0 0 60 150 0.333 0.067 0.201201
2 3 5 80 200 1.000 0.700 0.700000
3 6 0 100 150 2.500 1.500 0.600000
4 6 0 60 250 0.700 0.500 0.714286
5 0 0 100 250 0.400 0.200 0.500000
6 6 10 60 150 0.670 0.000 0.000000
7 0 10 100 150 0.600 0.133 0.221667
8 3 5 80 200 0.670 0.670 1.000000
9 0 10 60 250 0.333 0.200 0.600601
10 3 5 80 200 3.333 2.333 0.699970
11 6 10 100 250 2 .667 1 .6 67 0 .625047
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Figure 6.3: Silicon etch results for run number 1 (lOOOOx).
Figure 6.4: Silicon etch results for run number 11 (lOOOOx).
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The statistical software package RS 1 was used to fit a model to the silicon etch
parameters. The response was Aspect and only the linear terms were used since not
enough degrees of freedom were available for the interaction and quadratic terms. Table
6.6 shows the resulting model coefficients and the summary ANOVA for the model.
Table 6.6: RSI model for the silicon etch parameters.
COEFF 5R x 5C 25-AUG-92 19:50 Page 1
Least Squares Coefficients, Response A, Model TIP_REG2
0 Term 1 Coeff. 2 Std. Error 3 T-value 4 Signif.
1 1 0.065958 0.170612
2 ~0 0.103966 0.200060
3 ~C -0.142043 0.200060
4 ~P 0.107657 0.200060
5 ~W 0.354266 0.200060
0 Term 5 Transformed Term
0 ,52 0 .6219
0 .71 0 .5043
0 .54 0 .6099
1 .77 0 .1270
1 1
2 ~0 ( (0-3) /3)
3 ~C ( (C-5)/5)
4 ~P ( (P-8e+01) /2e+01)
5 ~W ( (W-2e+02) /5e+01)
No. cases = 11 R-sq. 0.4117 RMS Error
= 0.5659
Resid. df = 6 R-sq-adj 0.0196 Cond. No. 1
lndicates factors are transformed.
SUM_ANOVA 5R x 5C 25-AUG-92
19:52 Page 1
Least Squares Summary ANOVA, Response A Model TIP_REG2
0 Source 1 df 2 Sum Sq. 3 Mean
Sq. 4 F-Ratio 5 Signif.
1 Total (Corr. ) 10 3 .265799
2 Regression 4 1 .344638
0 .336160
3 Residual 6 1 .921161 0 .320194
4 Lack of fit 4 1
.681137 0 .420284






Model obeys hierarchy The sum of
squares for linear terms
is computed assuming
nonlinear terms are first removed.
F(4,2) as large as 3.502
is not a rare event =>
no evidence of lack of
fit.
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Using themodel developedwith RS 1 , theAspect responsewas optimized for avalue
of 0.45 which corresponds to the desired 2pm etch depth and 0.9pm undercut. The
optimum values, shown in table 6.7, were rounded off to 4sccm 02, 7sccm C02, 73mtorr,
and 190W. A run was performed with these value for the same time as used in the
experiment (3min 45sec). The result was a 2.3pm etch depth and, therefor, too much
undercut which caused the removal of the masking oxide caps as shown in figure 6.5.
Since the aspect responsewas optimized and the etch depthvaried for different conditions,
the software did not care what time was used for the run. Based on this, all that was
required to obtain the desired structure, as shown in figure 6.6, was to reduce the time
to etch time 3min.
Table 6.7: RSI optimization of the silicon etch process.
0PTIMIZE1 11R x 3C 25-AUG-92 19:52 Page 1
0 Factor, Response
or Formula





























Converged to a tolerance of 1.65e-09 after 98 steps.
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Figure 6.5: Results for first run (3.75min) with optimum etch process (lOOOOx).
Figure 6.6: Results for second run (3min) with optimum etch process (lOOOOx).
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6.6 Emitter Tip Sharpening
As discussed in section 5.4, the tip sharpening oxidation was simulated using the
two-dimensional SUPREM-4 simulator. The results of these simulations are shown in
figures 6.7 and 6.8. From figure 6.8 it is obvious that the device geometry has a noticeable
effect on the dopant (phosphorous) distribution within the tip. This effect results in only
a minor geometrical influence on oxide thickness. Figures 6.9 and 6.10 show how the

















Figure 6.7: Oxide thickness from SUPREM-4 simulation of tip sharpening.
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Phosphonous Contours Af ten Sharpening Oxidation
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Figure 6.8: Dopant contours from SUPREM-4
simulation of tip sharpening.
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Figure 6.9: Results of tip sharpening oxidation; oxide
still intact (lOOOOx).
Figure 6.10: Results of tip sharpening oxidation; oxide
removed (lOOOOx).
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6.7 FEA Grid Formation
Following the tip sharpening oxidation, approximately 1.4pm of silicon dioxide was
deposited by LPCVD. The deposition was performed at Eastman Kodak's research lab.
First, 2000A of undoped LTO was deposited. This was followed by approximately 1.2pm
ofBPSG. The BPSG contained 4% by weight of boron and 4% by weight of phosphorous
which allows for reflow of the glass. Reflowwas necessary because the glass is conformal
as deposited (see figure 6.11). Without reflow, it would be difficult to define a 3pm
diameter, 0.5pm thickmetal grid over the glass. A low temperature of 8O0C was tried for
the first attempt at reflow so that dopant redistribution within the device would be
minimized. After three hours, however, not enough flowwas observed, as shown in figure
6. 12. After boosting the reflow temperature to 900C (for one hour) adequate planarization
was observed as shown in figure 6. 13.
Figure 6.11: As-deposited BPSG (lOOOOx).
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Figure 6.13: BPSG after 1 hour at 900C in nitrogen (lOOOOx).
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The grid metal (aluminum) was deposited 0.5pm thick following the BPSG reflow
step. The 0.5pm added to the 1.5pm BPSG/oxide stack results in a grid that has its top
surface level with the peak of the tip. After aligning and patterning the device with the
Aperature mask, themetal was etchedwith aluminum etchant then the oxide was removed
from the tip with a 8min BOE etch. Lithography problems during the patterning step
resulted in poor uniformity of the 3pm diameter grid openings as can be seen in the SEM
photo of the finished gated field emitter tip of figure 6.14. Additionally, resist adhesion
problems resulted in lifting of the resist during the oxide etch an subsequent attacking of
the aluminum. Enough aluminum was removed in some areas to make it not worth
finishing the fabrication (namely the metal interconnect patterning). It is apparent from
figure 6.14, that the desired structure was obtained.
10. %*




Originally, the goal of this project was to fabricate a working model of the CCD
Emitter and test it to demonstrate the concept. It is still desirable for RIT to accomplish
this goal in the future. With this project, much of the foundation work has been
completed. What remains in the development of the CCD Emitter device is to complete
fabrication of the CCD Emitter. First, the FEA-only devicemust be completed, and tested
to get Fowler-Nordheim plots, to determine ifthe fabricated gated emitter tip arrays provide
sufficient current for the application. This requires stripping the aluminum, which was
attacked during the aperature etch, and sputtering new aluminum before completing the
remainder of the processing steps outlined in table 6.2.
Once the FEA structure has been confirmed to be suitable for the application, the
processing of the entire CCD Emitter process, as outlined in Appendix 5, should be
completed. A lot ofwafers has been started for this process and was processed through
the n-well (mask #1) patterning step. Coincident with the CCD Emitter processing, a
phosphor coated, transparent, conductive anode must be fabricated. This screen need
only have one color phosphor
and a common conductor across the entire screen for early
work with this device. In the long term, a screen utilizing the three primary color
phosphors, such as in figure 2.17, should be developed. In addition, a method for
mounting the anode (screen) to
the CCD Emitter substrate must be developed.
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7.2 Test Apparatus
In order to test the functionality of the CCD Emitter device, and the electrical
characteristics of the FEAs, it is necessary to operate the devices in a vacuum. For this
reason, a testing apparatus fully contained in a vacuum bell jar must be devised. The
requirement for vacuum capability is a pressure of 10
6
torr at most. Lower pressures,
around
10"9
torr, are typically used when testing FEAs. Since getting to such a high
vacuum state requires much time with most vacuum pumps, it is desirable to be able to
probe different devices across the wafer without breaking vacuum. To this end, wafer
and/or probe manipulator high vacuum feed-throughs would be required. The use of
probe cards and wafer manipulators over individual probes is suggested due to the
relatively high pin counts for the devices. In addition to a probe station, a video camera
and optics would be required in the bell jar with a feed-through to an external monitor
would be needed for observing the small pixels.
Chapter 8
Conclusion
A process for creating gated field emitter tips has been defined and fabrication of
the gated tips has been completed. The processing sequence for the CCD Emitter device
has been designed and simulated. Parameters obtained for process steps that deviated
from the RIT n-well CMOS process were confirmed through fabrication of the individual
step or a subset of the CCD Emitter process steps. Layouts for the CCD Emitter device
and test structures representing the building blocks of the CCD Emitter have been
completed and reticles for all levels of the layouts have been fabricated for use on GCA-
6700 (5x) steppers. Stepper job decks have beenwritten to utilize these reticles. In short,
the CCD Emitter process is ready for fabrication of a working model. The fabrication
processmaybe completed by a technicianwith little or nomodification to the steps. It has
been demonstrated that this device may be fabricated with reasonable modifications to a
"standard"
double-poly, n-well CMOS process.
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APPENDIX 1. DEVICE LAYOUTS Al.l
Device Layouts
Figure Al. 1: Legend for layers defined in SIEGER_CCD process.



















APPENDIX 1. DEVICE LAYOUTS A1.2
Figure A1.2: Entire TIPS_ONLY chip.
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APPENDIX 1. DEVICE LAYOUTS A1.3
Figure A1.3:-TIPARRAY cell used in TIPS_ONLY chip.
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APPENDIX 1. DEVICE LAYOUTS A1.5
Figure A1.5:-GCA-6700 alignment mark cell.
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APPENDIX 1. DEVICE LAYOUTS A1.7
Figure A1.7: Line of 10 pixels.
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APPENDIX 1. DEVICE LAYOUTS A1.9
Figure A1.9: Four-phase BCCD.
>>>>>>>>>.. >>>>>>>>>>>.:
"-
APPENDIX 1. DEVICE LAYOUTS ALIO
Figure Al. 10: Single FEA of 30 by 30 tips.
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APPENDIX 1. DEVICE LAYOUTS A1.12
Figure Al. 12: NMOS transistorwith polyl gate.
APPENDIX 1. DEVICE LAYOUTS A1.13
Figure Al. 13: NMOS transistorwith poly2 gate.
APPENDIX 1. DEVICE LAYOUTS A1.14
Figure Al. 14: PMOS transistor with polyl gate.
APPENDIX 1. DEVICE LAYOUTS A1.15
Figure Al. 15: PMOS transistor with poly2 gate.
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APPENDIX 1 . DEVICE LAYOUTS A1.17
Figure A1.17: Single BCCD transistor with poly2 gate.
APPENDIX 1. DEVICE LAYOUTS A1.18
Figure Al. 18: Van Der Pauw - p+ region in p wafer.
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APPENDIX 1. DEVICE LAYOUTS A1.19
Figure Al. 19: Van Der Pauw - n+ region in n-well.
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APPENDIX 1. DEVICE LAYOUTS A1.21
Figure A1.21: Van Der Pauw - p+ region in n-well.
APPENDIX 1. DEVICE LAYOUTS A1.22
Figure A1.22: Van Der Pauw - n+ region in p wafer.
APPENDIX 1. DEVICE LAYOUTS A1.23
Figure A1.23: Van Der Pauw - n+ region in n-well with 2pm silicon etched away.
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APPENDIX 1. DEVICE LAYOUTS A1.24
Figure A1.24: Van Der Pauw buried channel region (n type) in p wafer.
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APPENDIX 1. DEVICE LAYOUTS A1.25
Figure A1.25: Van Der Pauw - polyl.
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APPENDIX 1. DEVICE LAYOUTS A1.26
Figure A1.26: Van Der Pauw - poly2.
APPENDIX 1. DEVICE LAYOUTS A1.27
Figure A1.27: Van Der Pauw - polyl exposed to p+ S/D implant (PMOS polyl gate).
APPENDIX 1. DEVICE LAYOUTS A1.28
Figure A1.28: Van Der Pauw - poly2 exposed to p+ S/D implant (PMOS poly2 gate).
APPENDIX 1. DEVICE LAYOUTS A1.29
Figure A1.29: Van Der Pauw - polyl exposed to n+ S/D implant (NMOS polyl gate).
APPENDIX 1. DEVICE LAYOUTS A1.30
Figure A1.30: Van Der Pauw - poly2 exposed to n+ S/D implant (NMOS poh/2 gate).
APPENDIX 1 . DEVICE LAYOUTS A1.31
Figure A1.31:
Kelvin'






APPENDIX 1. DEVICE LAYOUTS A1.32
Figure A1.32: Kelvin structure - contact to n+ S/D.
APPENDIX 1. DEVICE LAYOUTS A1.33
Figure A1.33: Kelvin structure - contact to polyl exposed to p+ S/D implant.
APPENDIX 1. DEVICE LAYOUTS A1.34
Figure A1.34: Kelvin structure contact to poly2 exposed to p+ S/D implant.
APPENDIX 1. DEVICE LAYOUTS A1.35
Figure A1.35: Kelvin structure contact to polyl exposed to n+ S/D implant.
APPENDIX 1. DEVICE LAYOUTS A1.36
Figure A1.36: Kelvin structure - contact to poly2 exposed to n+ S/D implant.
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APPENDIX 1. DEVICE LAYOUTS A1.39






















APPENDIX 1. DEVICE LAYOUTS A1.40
Figure A1.40: Mirrored version of the pixel cell for CCD Emitter devices.
APPENDIX 1 . DEVICE LAYOUTS A1.41
Figure A1.41: FEA cell used in each pixel (30 by 30 tips).
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APPENDIX 1. DEVICE LAYOUTS A1.42
Figure A1.42: Four-phase BCCD cell used in each pixel.
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APPENDIX 1. DEVICE LAYOUTS A 1.43
Figure A1.43: Mirrored version of the four-phase BCCD cell; used in each mirrored pixel.
APPENDIX 2. MEBES AND STEPPER JOB DECKS A2.1
MEBES Job Decks:








OPTION AA-0.S, BA-0.5, PA. SA-40.VA-10
MTITLE 1, SIEGER LAYER 1
MTITLE 2. SIEGER LAYER 2
* MTITLE 3, SIEGER LAYER 3
MTITLE 4, SIEGER LAYER 4
* MTITLE 5, SIEGER LAYER 5
MTITLE 6, SIEGER LAYER 6
DTITLE 1 .M920609 Rl 01
DTITLE 2.M920609 Rl 02
* DTITLE 3.M920609 Rl 03
DTITLE 4.M920609 Rl 04
DTITLE 5.M920609 Rl 05
DTITLE 6.M920609 Rl 06
CHIP 1, <A,XYVERNl-50-01 , RC-13)
ROWS 15000,2.95000/15000,2,95000
CHIP 2, ( 1.M920609-R1-0I , RC-13),
I (2.M920609-R1-02. RC-13),
* I I3.M920609-R1-03. RC-13),
S (4.M920609-R1-04, RC-13),
* (5.M920609-R 1-05, RC-13),
S (6.M920609-R1-06, RC-15)
ROUS 42336,3,21165/42336,3,21165




CHIP 5, (A, L 173634-01-02, RC-13)
ROWS 20000,2,85000/62500
ROWS 62500/20300,2,85000
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APPENDIX 2. MEBES AND STEPPER JOB DECKS A2.2








MTITLE 1 , SIEGER LAYER I
" MTITLE 2, SIEGER LAYER 2
MTITLE 3. SIEGER LAYER 3
* MTITLE 4, SIEGER LAYER 4
MTITLE 5, SIEGER LAYER 5
6, SIEGER LAYER 6
.M920609 Rl 01
DTITLE 2.M920609 Rl 02
DTITLE 3.M920609 Rl 03
* DTITLE 4.M920609 Rl 04
DTITLE S.M920609 Rl 05
*
DTITLE 6.M920609 Rl 06
* CHIP 1, (A.XYVERN1-50-01 , RC-13)
* ROWS 15000,2,95000/15000,2,95000
CHIP 2, ( 1 .M920609-R1-01 , RC-13).




* S (6.M920609-R1-06, RC-151
ROWS 42336,3,21165/42336,3,21165
CHIP 3. (A.RITLOGO-25-01 , RC-I3I
ROWS 10000/62500
CHIP 4, (A.GCA6700-FI-01 , RC-13)
ROUS 62500;62500/5000; 120000
* CHIP 5, (A.L173634-01-02. RC-13)
* ROUS 20000,2,B6000/62500
" ROWS 62500/20000,2,85000



































APPENDIX 2. MEBES AND STEPPER JOB DECKS A2.3
Figure A2.3: EMCSIEG2.JB - 0.5pm job deck used for all level except 7 and 1 1 ofTVCHIP
design.
SLICE EDIT, 14
OPTION AA=0.5, BA=0 .5, PA, SA=40,VA
MTITLE 1, LEVELS 1 2 3 4
MTITLE 2, LEVELS 5 G 7 8
MTITLE 3, LEVELS 9 10 11 12
MTITLE 4, LEVEL 13
DTITLE A.SIEGER THESIS CCD FEA
CHIP 1, (A.XYVERNl-50-01, RC-13)
ROWS 15000,2,95000/15000,2, 95000
CHIP 2,
$ O.G890914-TS-01 , RC=15) .
$ (2.G890914-TS-05, RC=15) .
$ (3.G890914-TS-09, RC=15) ,










$ < 1 .G890914-TS-03, RC=15> ,
'10
$ (2.G890914-TS-07, RC=15),
$ (3.G890914-TS-11 , RC=15),
7 AND 11 ARE DONE WITH EMGSIEG2B, JB
ROWS 40000/
CHIP 5,







































* THIS IS TO PLACE THE
* WITHOUT PUTTIG TITLES
* USE THIS WITH MEBES/T
* AS IT IS GOING ON A MASK WITH






$ (3..G890914-TS-11 , RC=15)
ROWS 40000/85000
END
APPENDIX 2. MEBES AND STEPPER JOB DECKS A2.4
Figure A2.5: Job specification for Reticle #1 of TVCHIP design (levels 1-4).
7/10/92 14i57il4 MEBES 967
REV. 4.E
SPECIFICATION FILEi JOB i EMGS IEG2 . JB
DTITLEi SIEGER THESIS CCD FEA
ITITLEi
MTITLEi LEVELS 12 3 4
STITLEi
OTITLEi
CASSETTE TYPE IOi 14.
LEVEL PLOTTEDi 1
JOB SCALE i 1.000000
ADDRESSING! .500000 MICRONS
PLOT SCALEi 1.000 TO 1 CM
ID. PATTERN X DIMENSION Y DIMENSION PLACEMENT ORIENTATIO N TONE
1 XYVERN150 01 255 00 255 00 UNMIRROR UNMIRROR NORMAL
2 G890914TS 01 33225 00 28175 00 UNMIRROR UNMIRROR NORMAL
3 GB90914TS 02 33225 00 28175 00 UNMIRROR UNMIRROR NORMAL
4 GB90914TS 03 33225 00 28175 00 UNMIRROR UNMIRROR NORMAL
5 GB90914TS 04 33225 00 28175 00 UNMIRROR UNMIRROR NORMAL
6 R1TLOGO50 01 B300 00 2 200 00 UNMIRROR UNMIRROR NORMAL
7 GCA6700FI 05 2000 00 2000 00 UNMIRROR UNMIRROR NORMAL
B L1736340I 02 4000 00 510 00 UNMIRROR UNMIRROR NORMAL
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APPENDIX 2. MEBES AND STEPPER JOB DECKS A2.5
Figure A2.6: Job specification for 0.5pm part ofReticle #2 ofTVCHIP design (levels 5, 6,
and 8).
7/10/92 15ilt 8 MEBES 967
REV. 4.6
SPECIFICATION FILEi JOB i EMGS I EG2 . OB
OTITLEi SIEGER THESIS CCD FEA
ITITLEi
MTITLEi LEVELS 5 6 7 8
STITLEi
JTITLEi
CASSETTE TYPE IDi 14.
LEVEL PLOTTEDi 2
JOB SCALE i 1.000000
ADDRESSINGi .600000 MICRONS
PLOT SCALE i 1.000 TO 1 CM
ID. PATTERN X DIMENSION Y DIMENSION PLACEMENT ORIENTATION TONE
1 XYVERN150 01 255 00 2S5 00 UNMIRROR UNMIRROR NORMAL
2 G8909I4TS 05 33225 00 2B175 00 UNMIRROR UNMIRROR NORMAL
3 GB90914TS 06 33225 00 28175 00 UNMIRROR UNMIRROR NORMAL
4 G8909I4TS 08 33225 00 28175 00 UNMIRROR UNMIRROR NORMAL
b RITLOGOB0 01 8300 00 2200 00 UNMIRROR UNMIRROR NORMAL
6 GCA6700FI 05 2000 00 2000 00 UNMIRROR UNMIRROR NORMAL
7 L17363401 02 4000 00 510 00 UNMIRROR UNMIRROR NORMAL
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APPENDIX 2. MEBES AND STEPPER JOB DECKS A2.6
Figure A2.7: Job specification for 0.25pm part of Reticle #2 of TVCHIP design (level 7).
7/10/9? 15llli3 HEBES 967
REV. 4.6






CASSETTE TYPE IDi 14.
LEVEL PLOTTEDi 2
JOB SCALE i 1.000000
ADDRESSINGi .250000 MICRONS
PLOT SCALE i 1.000 TO 1 CM
ID. PATTERN X DIMENSION Y DIMENSION PLACEMENT ORIENTATION TONE




APPENDIX 2. MEBES AND STEPPER JOB DECKS A2.7
Figure A2.8: Job specification for 0.5pm part ofReticle #3 ofTVCHIP design (levels 9, 10,
and 12).
7/10/92 15i13i30 MEBES 967
REV. 4.6
SPECIFICATION FILEi JOB EMGSI EC2 . JB
DTITLEt SIEGER THESIS CCD FEA
ITITLEi
MTITLEi LEVELS 9 10 11 12
STITLEr
JTITLEl'
CASSETTE TYPE lDi 14.
LEVEL PLOTTEDi . 3
JOB SCALE i 1.000000
ADDRESSINGi .500000 MICRONS
PLOT SCALE I 1.000 TO 1 CM
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APPENDIX 2. MEBES AND STEPPER JOB DECKS A2.8
Figure A2.9: Job specification for 0.25pm part of Reticle #3 of TVCHIP design (level 1 1).
7/10/92 IS, 15, 2 MEBES 967
REV. 4.6






CASSETTE TYPE IDi 14.
LEVEL PLOTTEDi 3
JOB SCALE i 1.000000
ADDRESSING! .250000 MICRONS
PLOT SCALE i 1.000 TO 1 CM
10. PATTERN X DIMENSION Y DIMENSION PLACEMENT ORIENTATION TONE
I GB909I4TS.I1 2B17B.00 UNMIRROR UNMIRROR
10.00 12.00
APPENDIX 2. MEBES AND STEPPER JOB DECKS A2.9
Figure A2.10: Job specification for Reticle #4 of TVCHIP design (level 13).
7/10/92 IS1I61BI MEBES 967
REV. 4.6
SPECIFICATION FILEi JOB i EMGS IEG2 . JB





CASSETTE TYPE tbl 14.
LEVEL PLOTTEDi 4
JOB SCALE i 1.000000
ADDRESSINGi .500000 MICRONS
PLOT SCALE i 1.000 TO 1 CM







255.00 255.00 UNMIRROR UNMIRROR NORMAL
33225.00 28175.00 UNMIRROR UNMIRROR NORMAL
8300.00 2200.00 UNMIRROR UNMIRROR NORMAL
2000.00 2000.00 UNMIRROR UNMIRROR NORMAL
4000.00 510.00 UNMIRROR UNMIRROR NORMAL






























APPENDIX 2. MEBES AND STEPPER JOB DECKS A2.10
GCA-6700 Stepper Job Decks:
Job deck for TIPS_ONLY design (TSIEGER):
EDIT TSIEGER
METRIC JOB CREATED? 131*09 08/08/92
UPDATE CREATION DATE? <*Y/N>: N
JOB comment:
A', 5 LEVEL* 3X3 FEA ARRAY - TODD SIEGER'S THESIS PART I




ORTHOGONALITY! PPM < -128<P<+128 ) :
LEVELER BATCH SIZE C 1 - 25 ] ! 1
WAFER DIAMETER 100.00000
<< ARRAY PARAMETERS
STEP SIZE IN X5 12.70000
*C-0UNT> S-PAN OR A-LLt
HOW MANY COLUMNS? 7
STEP SIZE IN YJ 12.70000
*C-0UNT S-PAN OR A-LLJ



















align levels 2-6 using this pass and gca marks furthest into corner
EXPOSURE (SEC): 0.350
FOCUS SETTING? 250
DXD BATCH CHARACTERIZATION SIZE <-l=N0 DXD)?








XR MASKING APERTURE SETTING: 16.00000
YF MASKING APERTURE SETTING: 16.00000
YR MASKING APERTURE SETTING? 16.00000
XL MASKING APERTURE OFFSET:
XR MASKING APERTURE OFFSET?
YF MASKING APERTURE OFFSET:
YR MASKING APERTURE OFFSET?
XL RETICLE ALIGNMENT OFFSET?
XR RETICLE ALIGNMENT OFFSET?
Y RETICLE ALIGNMENT OFFSET?
RETICLE ALIGNMENT MARK PHASE (P*NX>? N









align levels 4-6 using mark from level 3 (si etched) - 400um to left
exposure (sec): 0.350
focus setting: 250
dxd batch characterization size (-1=n0 dxd): -1




RETICLE BAR CODE? NONE
XL MASKING APERTURE SETTING? 16.00000
XR MASKING APERTURE SETTING? 16.00000
YF MASKING APERTURE SETTING? 16.00000
YR MASKING APERTURE SETTING? 16.00000
XL MASKING APERTURE OFFSET?
XR MASKING APERTURE OFFSET?
YF MASKING APERTURE OFFSET?
YR MASKING APERTURE OFFSET?
XL RETICLE ALIGNMENT OFFSET?
XR RETICLE ALIGNMENT OFFSET?
Y RETICLE ALIGNMENT OFFSET?
RETICLE ALIGNMENT MARK PHASE (Pr*NrX>? N




APPENDIX 2. MEBES AND STEPPER JOB DECKS A2.13
Job deck for TVCHIP design (T2SIEGER):
EDIT T2SIEGER
METRIC JOB CREATED? 08103 21/08/92
UPDATE CREATION DATE? (*Y/N):
JOB COMMENT?
TODD SIEGER - MSEE THESIS? CCD/FEA - 4 LEVELS/MASK PLATE
TOLERANCE ( 1 r 2 , *3 , 4 t 5 , 6 ) ? 3
SCALE CORRECTIONS
Xp PPM (-128<P<+128>:
Y PPM <-128<P<+128) 5
ORTHOGONALITYr PPM ( -128<P<+128 ) ?
LEVELER BATCH SIZE C 1 - 25 1 ?
WAFER DIAMETER 100.00000
ARRAY PARAMETERS
STEP SIZE IN X? 5.86153
*C-0UNT S-PAN OR A-LL?
HOW MANY COLUMNS? 17
STEP SIZE IN Y: 6.92727
*C-OUNT S-PAN OR A-LL:



















LEVELS If59rl3 (UPPER LEFT ON CHROME SIDE)? MAKE SHIFTS=0 FOR LEVEL 1
EXPOSURE (SEC)? 0.350
FOCUS SETTING? 251
DXD BATCH CHARACTERIZATION SIZE (-1=N0 DXD)? -1




RETICLE BAR CODE? NONE
XL MASKING APERTURE SETTING? 30.00000
XR MASKING APERTURE SETTING? 30.00000
YF MASKING APERTURE SETTING? 30.00000
YR MASKING APERTURE SETTING? 30.00000
XL MASKING APERTURE OFFSET? 22.50000
XR MASKING APERTURE OFFSET ? -22 , 50000
YF MASKING APERTURE OFFSET? -22. 50000
YR MASKING APERTURE OFFSET? 22.50000
XL RETICLE ALIGNMENT OFFSET:
XR RETICLE ALIGNMENT OFFSET:
Y RETICLE ALIGNMENT OFFSET?
RETICLE ALIGNMENT MARK PHASE <P*NX)J N
APPENDIX 2. MEBES AND STEPPER JOB DECKS A2.15








































LEVELS 2t6tl0 (UPPER RIGHT ON CHROME SIDE)
EXPOSURE (SEC) J 0.350
FOCUS SETTING: 251
DXD BATCH CHARACTERIZATION SIZE (-1=N0 DXD>: -1




RETICLE BAR CODE: NONE
XL MASKING APERTURE SETTINGS 30.00000




YR MASKING APERTURE SETTING: 30.00000
XL MASKING APERTURE OFFSET: 22.50000
XR MASKING APERTURE OFFSET ? -22 . 50000
YF MASKING APERTURE OFFSET? 22.50000
YR MASKING APERTURE OFFSET ? -22 . 50000
XL RETICLE ALIGNMENT OFFSET?
XR RETICLE ALIGNMENT OFFSET?
Y RETICLE ALIGNMENT OFFSET?
RETICLE ALIGNMENT MARK PHASE <P*NX>? N
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a-rray or p-lugj p
plugs:
R?

















<< END PASS SET-UP
SAVE PASS? (*Y/N)J




levels 3711 (lower right on chrome side)
exposure (sec)? 0.350
focus setting: 251
dxd batch characterization size (-1=n0 dxd) 5




RETICLE BAR CODE? NONE
XL MASKING APERTURE SETTING? 30.00000
XR MASKING APERTURE SETTING? 30.00000
YF MASKING APERTURE SETTING? 30,00000
YR MASKING APERTURE SETTING? 30.00000
XL MASKING APERTURE OFFSET ? -22 . 50000
XR MASKING APERTURE OFFSETS 22.50000
YF MASKING APERTURE OFFSET? 22.50000
YR MASKING APERTURE OFFSET ? -22 . 50000
XL RETICLE ALIGNMENT OFFSET:
XR RETICLE ALIGNMENT OFFSET:
Y RETICLE ALIGNMENT OFFSET?
RETICLE ALIGNMENT MARK PHASE (P*NX>! N
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LEVELS 4f8rl2 (LOWER LEFT ON CHROME SIDE)
exposure (sec): 0.350
focus setting: 251
dxd batch characterization size (-1=n0 dxd)?




RETICLE BAR CODE? NONE
XL MASKING APERTURE SETTING? 30.00000
XR MASKING APERTURE SETTING? 30.00000
YF MASKING APERTURE SETTING? 30.00000
YR MASKING APERTURE SETTING? 30.00000
XL MASKING APERTURE OFFSET ? -22 . 50000
XR MASKING APERTURE OFFSET? 22.50000
YF MASKING APERTURE OFFSET ? -22. 50000
YR MASKING APERTURE OFFSET? 22.50000
XL RETICLE ALIGNMENT OFFSET?
XR RETICLE ALIGNMENT OFFSET?
Y RETICLE ALIGNMENT OFFSETS
RETICLE ALIGNMENT MARK PHASE (P*NrX)S N
A-RRAY OR P-LUGJ P


















NAME ( <CR> TO EXIT PASS SETUP)
WRITE TO DISK? (*Y/N)?
PURGE EDITED FILES ? (*Y/N)?

































































CCD/FEA Master Process Input Deck
Defines all process steps use with table t: determine
which lines to comment out for specific cross-sections.
Todd Sieger Aug. 31,1992
Wafers are 5-15ohm*cm use 5ohm*cm for simulations.
<100> Silicon Resistivity Boron=5
Thickness=12 dX=.0 4
Set layer numbers for some of the extract statements:




Set up coefficients for oxidations in 02 & Wet02 (K20!
ambients based on process results.
02 Lin.Clde Column=3 Temperature=950 Table ( 4 ) =0 . 9343
02 <100> ThinOx.0=2 .2632E7 H . Lir. . 0 = 1 . 1649E5
H20 <100> H.Lin. 0=1. 5049E6
H20 <100> Gamma. 0=3313
Alignment oxide growth.
Time=5 Temperature=900 t.rate=16 Nitrogen
Time=5 Temperature=980 t.rate=15 Nitrogen
Time=3.462 Temperature=1055 t.rate=13 Nitrogen
Time=60 Tempera ture=1100 Wet02
Wet 02 turned off after soak.
Ramp up to 1150C as part of gettering.
Time=5 Temperature=1100 t.rate=10 Nitrogen
Time=600 Temperature=1150 Nitrogen
Power off.
Time=24 Temperature=1150 t . rate=
Pull the wafers out at 1000C.
Layers
Name=AXOX Thickness Layer=2
Name=AXOX N . Value=NINT ( 10000*@AXCX!
Pattern n-Well Ml.
Photoresist Thickness=l . 2
Oxide all





Well drive-in to a depth of ~5um.




Time=15 Tempera ture=1000 T.final=1150 Dry02
Time=1250 Temperature=1150 Nitrogen




Pull the wafers out at 800C.
Layers Electrical
,25 Nitrogen









































































































































(Mesa patterning & silicon etch to a depth of 2um
would be here for the lift-off process.)
Strip oxide.
Oxide all
Grow Pad Oxide (1/3 of nitride thickness ~ 500A)
Time=5 Temperature=900 t.rate=16 Nitrogen
Time=5 Temperature=930 t.rate=15 Nitrogen
Time=3.462 Temperature=1055 t.rate=13 Nitrogen
Time=15 Temperature=1100 Dry02
Dry 02 turned off after soak. Power off.
Time=16 Temperature=1100 t.rate=-6.25 Nitrogen




Deposit nitride (1500A) for LOCOS process.
Nitride Thickness=0 . 15
Pattern Active regions M2 .
RIE etch nitride from field (isolation) areas.
Nitride All
Strip resist.
Pattern n-MOS Field Threshold (protect n-well) M3 .
Photoresist Thickness=l . 2
Field threshold implant (through pad oxide)





No channel stop implant for PMOS
devices.
n-Well doping should be high enough.
Grow Field Oxide (~ 8000A)
Time=15 Temperature=300 Dry02
Time=20 Temperature=300 t.rate=15 Dryu2
Time=25 Temperature=1100 DryOl




Time=30 Temperature=950 t.rate=-5 Nitrogen
Pull the wafers out at 800C.
Layers Electrical
Name=FOX Thickness Layer=2
Name=FOX N.Value=NINT (10000 *'s FOX)
Strip all oxinitride: 2min
in 10:1 HF ( rate=150A/min)
Oxide Thickness=0 .0300





Grow Kooi Oxide (-1000A)
Time=50 Temperature=900 Wet02
Wet 02 turned off after
soak.
Pull the wafers out at
900C.
















































































































































Pattern buried channel (protect n-well, enh. n-MOS;
Photoresist Thickness=l . 2





Etchback oxide over gate areas (strip Kooi oxide) .
Oxide Thickness=0 .0993
Grow Gate Oxide (750A) .
Stabilize 15min and anneal 30min in N2 .
Time=15 Temperature=950 Nitrogen
Time=125 Temperature=950 Dry02 HC1%=5
Time=30 Temperature=950 Nitrogen
Pull the wafers out at 950C.
Layers Electrical
Name=GOX Thickness Layer=2
Name=GOX N. Value=NINT (10000*@GOX)
Deposit Polyl (-6500A) IMMEDIATELY after gate oxide.
Polysilicon Thickness=0 . 65 Temperature=610
Dope polysilicon (Emulsitone N-250 spin-on source) .
Time=10 Temperature=950 Nitrogen Phos=5 . 031E20
Pattern polyl gates M5 .
Etch in RIE.
Polysilicon all
Etch polysilicon on backside with RIE.
Strip resist.
Etch back gate oxide to 200A
(so Xox under polyl = Xox under polyl)




(550A so that Gox under poly2 750A)
(Similar to gate oxidation since this vii'.
of the gate oxide under poiy2.)
Stabilize 15min and anneal 30min in N2 .
Time=15 Temperature=950 Nitrogen
Time=110 Temperature=950 Dry02 HCi%=5
Time=30 Tempera ture=950 Nitrogen




Deposit Poly2 (-6500A) IMMEDIATELY after first isol .
Polysilicon Thickness=0 . 65 Temperature=610
Dope polysilicon (Emulsitone N-250 spin-on source)
Time=10 Temperature=950 Nitrogen Phos=5 . 031E20
oxide .









































































Etch polysilicon on backside with RIE.
Strip resist.
Second isolation oxidation (-1000A over polv2 ;
Time=25 Temperature=900 Wet02





Photoresist Thickness=l . 2
Etch oxide in RIE to obtain vertical sidewall .
Oxide all




Pattern p+ S/D implant M8 .
Photoresist Thickness=l . 2
Oxide ail
p+ S/D implant into bare silicon.
BF2 source for implant.




Pattern n+ S/D implant M9 .
Etch off Si02 caps (for non-liftoff process).
(Don't remove caps if using lift-off process.
Would then need to implant through oxide.)
Photoresist Thickness=l . 2
Oxide all





Tip sharpening oxidation / Final anneal.
See SUPREM4 simulations for optimization.
Time=75 Temperature=900 Wet02
Pull the wafers out at 900C.
Layers Electrical
Name=TSXOX Thickness Layer=@LTSXOX
Name=TSXOX N.Value=NINT (10000 *@TSXOX)
Deposit 1.35um BPSG by LPCVD (Kodak will do this step)
(Evaporate 1.35um SiO for lift-off process.)
Oxide Thickness=l .35
Reflow BPSG to planarize FEA region.
Time=60 Temperature=900 Nitrogen






















































Comment Deposit Metall (sputter aluminum) .
Comment (Evaporate aluminum if using lift-off process.

























$ Layer parameter extraction and plotting statements







Pattern Passivation (bond pads) M13 .
(Need glycerine in BOE for oxide etch over aluminum.)
Strip resist.
Deposit backside aluminum (sputtered)
:?***********!
r***************************"^'
r * * * *r * >
:************************************
APPENDIX 3. CCD/FEA PROCESS SIMULATIONS A3.6
Table A3. 1 : Lines to Comment-Out for Specific Cross-Sections
Cross-Section Filename Line Numbers to Comment-Out
BCCD Gate Overlap CCDBCP12 40, 85, 90, 98, 139, 146, 169, 200, 217, 220,
227, 242, 261, 267, 273, 279, 280, 285
BCCD Polyl Gate CCDBCGP1 40, 85, 90, 98, 139, 146, 169, 177, 217, 220,
227, 242, 261, 267, 273, 279, 280, 285
BCCD Poly2 Gate CCDBCGP2 40, 85, 90, 98, 139, 146, 200, 217, 220, 227,
242, 261, 267, 273, 279, 280, 285
NMOS Substrate
Contact
CCDNCONT 40, 85, 90, 98, 217, 220, 226, 235, 242, 279,
280
NMOS Field Region CCDNFIEL 40, 90, 98, 118, 121, 124, 217, 220, 227,
242, 267, 279, 280, 285
NMOS Polyl Gate CCDNGTP1 40, 85, 90, 98, 169, 177, 217, 220, 227, 241,
249. 261, 267, 279, 280
NMOS Poly2 Gate CCDNGTP2 40, 85, 90, 98, 200, 217, 220, 227, 241, 249,
261, 267, 279, 280
NMOS Source/Drain CCDNSRCE 40, 85, 90, 98, 217, 220, 227, 241, 249, 279,
280
N-Well CCDNWELL 39, 47, 85, 217, 220, 227, 242, 279, 280
PMOS Well Contact CCDPCONT 39, 47, 85, 217, 220, 227, 241, 249, 279,
280
PMOS Field Region CCDPFIEL 39, 47, 118, 121, 124, 217, 220, 227, 242,
267, 279, 280, 285
PMOS Polyl Gate CCDPGTP1 39, 47, 85, 169, 177, 217, 220, 226, 235,
242, 261, 267, 279, 280
PMOS Poly2 Gate CCDPGTP2 39, 47, 85, 200, 217, 220, 226, 235, 242,
261, 267, 279, 280
PMOS Source/Drain CCDPSRCE 39, 47. 85, 217, 220, 226, 235, 242, 279,
280
Emitter Tip Peak CCDTIPPK 39, 47, 85, 217. 220, 227, 241, 249, 267,
285
Emitter Tip Valley CCDTIPVL 39, 47, 85, 214, 223, 227, 241, 249, 267,
279, 280, 285
APPENDIX 3. CCD/FEA PROCESS SIMULATIONS A3.7
Table A3.2: Layer Numbers for Extract Statements
Filename LI1XOX LI2XOX LTSXOX
CCDBCP12 4 6 6
CCDBCGP1 4 4 4
CCDBCGP2 2 4 4
CCDNCONT 2 2 2
CCDNFIEL 2 2 2
CCDNGTP1 4 4 4
CCDNGTP2 2 4 4
CCDNSRCE 2 2 2
CCDNWELL 2 2 2
CCDPCONT 2 2 2
CCDPFIEL 2 2 2
CCDPGTP1 4 4 4
CCDPGTP2 2 4 4
CCDPSRCE 2 2 2
CCDTIPPK 2 2 2
CCDTIPVL 2 2 2
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Find the final junction depths etc.
Steps=l
Electrical
Name=XJBC Net Active X. Extract Y=0
Name=XJBC N.Value= . 001 *NINT (
1000*
&XJBC)





Name=RSP2 E . Resistivity Layer=5
Name=XP2 Thickness Layer=5









































Boron color=2 line=2 add
Phosphorous color=3 line=3 add












Xox After Tip Sharp.






















Start. Ri Lx. Finish=l . 45 Line.Typ=l
3oron
Active"
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1 junction depths etc.





et Active X=0 Y. Extract Layer=l
et Active X=2.5 Y. Extract Layer=l










Net Active Device=POSTSCRIPT Plot . out=CCDBCGPl . PS
Right=2.5 X.Absolute
Title="CCD/FEA BCCD Gate w/
Polyl"
Active Boron color=2 line=2 add
Active Phosphorous color=3 line=3 add


















"Xox After Tip Sharp.
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Find the final junction depths etc.
Steps=l
Electrical
Name=XJBC Net Active X. Extract Y=0





Name=XP2 N.Value=NINT (10000*&XP2 )
Name=NDSURF Net Active X=0 Y. Extract Layer=l
Name=NABULK Net Active X=2.5 Y. Extract Layer=l
Name=NDOSE Net Active X.Min=0 X.Max=&XJBC Integral
Name=XJBC N .Value=. 001 *NINT (100 0* &XJBC)
Name=NABULK N.Value=ABS (&NABULK)
Steps=21 Vth. Elect Layer=l Min.region=2
Concentration=5E10 Layer=l









Active Boron color=2 line=2 add
Active Phosphorous color=3 line=3 add
























. "Xox After Tip Sharp
Label="
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Find the final junction depths etc.
Steps=l
Electrical
Name=XJHL Net Active X. Extract Y=-3E15
Name=RSC H.Resistivity Layer=l Min.region=l
















































"Xox After Tip Sharp
"High-Low Xj :
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Find the final junction depths etc.
Name=NASURF Net Active X=0 Y. Extract Layer=l
Name=NASURF N.Value=ABS (&NASURF)
Steps=21 Vth. Elect Layer=l
Concentration=5E10 Layer=l






































Boron color=2 line=2 add
Phosphorous color=3 line=3 add






















Start. Ri Lx. Finish=4 . 0 Line.Typ=l
3oron
Active"
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Name=XPl N.Value=NINT (10000 *&XP1 )
Name=NASURF Net Active X=0 Y. Extract Layer=l
Name=NASURF N.Value=ABS (&NASURF)
Steps=21 Vth. Elect Layer=l
Concentration=5E10 Layer=l







































Boron color=2 line=2 add
Phosphorous color=3 line=3 add
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Name=XP2 N.Value=NINT ( 100 00 *&XP2 )
Name=NASURF Net Active X=0 Y. Extract Layer=l
Name=NASURF N . Value=ABS (&NASURF )
Steps=21 Vth. Elect Layer=l
Concentration=5E10. Layer=l






































Boron color=2 line=2 add
Phosphorous color=3 line=3 add







Xox After Tip Sharp.:
Poly2 Thickness:
Poly 2 Rs:
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Find the final junction depths etc.
Steps=l
Electrical
Name=XJSD Net Active X. Extract Y=0
Name=RSSD E
.Resistivity Layer=l Min.region=2
Name=NDSURF Net Active X=0 Y. Extract Layer=l
Final output.
Layers




Active Boron color=2 line=2 add
Active Phosphorous color=3 line=3 add


















































Start. Ri Lx. Finish=4 . 0 Line.Typ=l
Start. Ri Lx. Finish=4 . 0 Line.Typ=2
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Find the final junction depths etc.
Steps=l
Electrical
Name=XJW Net Active X. Extract Y=0
Name=RSW E . Resistivity Layer=l Min.region=2



































Boron color=2 line=2 add
Phosphorous color=3 line=3 add
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Find the final junction depths etc.
Steps=l
Electrical
Name=XJHL Net Active X. Extract Y=1.3E16
Name=XJW Net Active X. Extract Y=0
Name=RSW E . Resistivity Layer=l Min. regi?n=2


































Boron color=2 line=2 add
Phosphorous color=3 line=3 add








'Xox After Tip Sharp.
'High-Low Xj :
'Well Xj :
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Find the final junction depths etc.
Name=NDSURF Net Active X=0 Y. Extract Layer=l
Steps=21 Vth.Hole Layer=l Min.region=2
Concentration=5E10 Layer=l
Layer=3 V=-50 DV=-10 Abscissa
Electrical
Name=THRESH V. thresh






































Boron color=2 line=2 add
Phosphorous color=3 Iine=3 add


























Start. Ri Lx. Finish=4 . 5 Line.Typ=l
Boron
Active"
Start. Ri Lx. Finish=4 . 5 Line.Typ=2
Phos .
Active"
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Find the final junction depths etc.
Steps=l
Electrical




Name=XPl N.Value=NINT (100 00*&XP1)
Name=NDSURF Net Active X=0 Y. Extract Layer=l
Steps=21 Vth.Hole Layer=l Min.region=2
Concentration=5E10. Layer=l










Active Boron color=2 line=2 add
Active Phosphorous color=3 line=3 add









































Start. Ri Lx. Finish=4 . 0 Line.Typ=l
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Find the final junction depths etc.
Steps=l
Electrical
Name=XJW Net Active X. Extract Y=0
Name=RSP2 E . Resistivity Layer=3
Name=XP2 Thickness Layer=3
Name=XP2 N.Value=NINT ( 10000 *&XP2 )
Name=NDSURF Net Active X=0 Y. Extract Layer=l
Steps=21 Vth.Hole Layer=l Min.region=2
Concentration=5E10 Layer=l







































Boron color=2 line=2 add
Phosphorous color=3 line=3 add

























Start. Ri Lx. Finish=4 . 0 Line.Typ=l
3oron
Active"
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Find the final junction depths etc.
Steps=l
Electrical
Name=XJSD Net Active X. Extract Y=0
Name=XJW Net Active X. Extract Y=0 X .Min=&XJSD+ . 05
Name=RSSD H . Resistivity Layer=l Min.region=3



































Boron color=2 line=2 add
Phosphorous color=3 line=3 add








"Xox After Tip Sharp. :
"Source/Drain Xj ;
"Source/Drain Rs :
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Find the final junction depths etc.
Steps=l
Electrical
Name=XJHL Net Active X. Extract Y=1.3E16
Name=XJW Net Active X. Extract Y=0
Name=RSW E.Resistivity Layer=l Min.region=2




































Boron color=2 line=2 add
Phosphorous color=3 line=3 add







Xox After Tip Sharp. :
High-Low Xj :
Well Xj :
Well w/ contact Rs :
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Find the final junction depths etc.
Steps=l
Electrical
Name=XJHL Net Active X. Extract Y=8E15
Name=XJW Net Active X. Extract Y=0
Name=RSW E . Resistivity Layer=l Min.region=2
































tive Device=POSTSCRIPT Plot . out=CCDTIPVL . PS
7 .5 X.Absolute
CCD/FEA - Emitter Tip
Valley"
Boron color=2 line=2 add
Phosphorous color=3 line=3 add








Xox After Tip Sharp.
High-Low Xj :
Well Xj :









































































Xox After Tip Sharp.
Buried Channel Xj :
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Figure A3.2:
21"





























Xox After Tip Sharp
Buried Channel Xj :
Buried Channel Rs :
Polyl Thickness :
Polyl Rs:
Surface Donor Cone .
Bulk Acceptor Cone .
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Xox After Tip Sharp
Buried Channel Xj :
Buried Channel Rs :
Poly2 Thickness :
Poly2 Rs:
Surface Donor Cone .
Bulk Acceptor Cone .
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Figure A3.4:
21"







1st Isolation Xox: 750A
2nd Isolation Xox: 1210A
Xox After Tip Sharp. 1449A
High-Low Xj : 1.0227 um
p+ region Rs : 252 ohms/sq










































Field Xox: 9643A ]
Kooi Xox: 10038A
Gate Xox: 9159A
1st Isolation Xox: 8713A
2nd Isolation Xox: 8925A
Xox After Tip Sharp. : 9541A
Surface Accpt . Cone . : 9.11076E+15 Id
Threshold Voltage: 41.199 V
Net Act ive





APPENDIX 3. CCD/FEA PROCESS SIMULATIONS A3.29










































Xox After Tip Sharp.
Polyl Thickness :
Polyl Rs:






















APPENDIX 3. CCD/FEA PROCESS SIMULATIONS A3.30
Figure A3.7:
21"































Xox After Tip Sharp.
Poly2 Thickness :
Poly2 Rs:
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Xox After Tip Sharp.
Source/Drain Xj :
Source/Drain Rs :














Boron Act ive -

























Xox After Tip Sharp.
Well Xj :
Well Rs:














Boron Act ive -
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Figure A3. 10:
21'








Xox After Tip Sharp.
High-Low Xj :
Well Xj :
Well w/ contact Rs :

















1.00 2.00 3.00 4.00
5.00
Distance (Microns )
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Figure A3. 1 1
21

























1st Isolation Xox: 8717A
2nd Isolation Xox: 8929A
Xox After Tip Sharp. : 9546A
Well Xj : 4.7631 um
Surface Donor Cone . : 5.29051E+16 /cm"3
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Surface Donor Cone. :
Threshold Voltage:
Net Active
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2nd Isolation Xox: 1116A
Xox After Tip Sharp. : 2618A
Poly2 Thickness : 4857A
Poly2 Rs: 46.942 ohms/sq
Well Xj : 5.0811 um
Surface Donor Cone . : 1.66748E+16 /cm"3
Threshold Voltage: -2.2965 V
Phos . Active
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Xox After Tip Sharp.
Source /Drain Xj :
Source /Drain Rs :
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Figure A3. 15:
21"








Xox After Tip Sharp . :
High-Low Xj :
Well Xj :
Well w/ contact Rs :
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Xox After Tip Sharp.
High-Low Xj :
Well Xj :
Well w/ contact Rs :












1.00 2.00 3.00 4.00 5.00
Distance (Microns)
6.00 7.00
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SUPREM-4
Input Deck
$ CCD/FEA Project Todd C. Sieger 3/31/92
$ Emitter tip formation simulation Graded doping: ProfiL
$ No oxide cap during tip sharpening oxidation.
irom bup .
OPTION DEVICE=REGIS



























ELIMINATE ROWS X.MIN=1.3 X.MAX=2
ELIMINATE ROWS X.MIN=1.5 X.MAX=2
ELIMINATE ROWS X.MIN=1.7 X.MAX=2
ELIMINATE ROWS X.MIN=1.8 X.MAX=2
ELIMINATE ROWS X.MIN=1.9 X.MAX=2
0 Y.MIN=2.24 Y.MAX=2.3J






ELIMINATE COLUMNS X.MIN=1.7 X.MAX=1.8 Y.MIN=1.7 Y.MAX=2.2
ELIMINATE COLUMNS X.MIN=1.9 X.MAX=2.0 Y.MIN=1.3 Y.MAX=2.2
$ Initialize using doping for p-type wafer (5ohm*cm)
INITIALIZE BORON=0 <100>
Comment Set up coefficients for oxidations in 02 & Wet02 (H20)
Comment ambients based on process results.
Ambient H20 <100> H. Lin. 0=1 . 5049E6 Gamma. 0=3313
PHOSPHOROUS FI=0.0497
$ Get phosphorous and boron dopant profiles from files generated
$ by TSUPREM-3 using file TIPPROF.S3I
PROFILE PHOSPHOROUS IN . FILE=phosprof . dat
PROFILE BORON IN . FILE=boronpro . dat
$ Deposit masking oxide (don't need to model growth)
DEPOSIT OXIDE THICK=0.1210
$ Pattern masking oxide (2um dots;
$ Simulate only one tip.
ETCH OXIDE LEFT P1.X=1.0













etch silicon (2um deep; ~0.9um undercut)
SILICON START X=l .9 Y = 0
SILICON CONTINUE X=l .89 Y=0 .1
SILICON CONTINUE X=l .89 Y=0 .2
SILICON CONTINUE X=l .88 Y=0 .3
SILICON CONTINUE X=l .87 Y=0 .4
SILICON CONTINUE X=l .86 Y=0 .5
SILICON CONTINUE X=l .84 Y=0 .6
SILICON CONTINUE X=l .81 Y=0 .7
SILICON CONTINUE X=l .78 Y=0 .8
SILICON CONTINUE X=l .75 Y=0 .9
SILICON CONTINUE X=l .72 Y= l .0
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ETCH SILICON CONTINUE X=l .67 Y=l .1
ETCH SILICON CONTINUE X=l .63 Y=l .2
ETCH SILICON CONTINUE X=l .58 Y=l .3
ETCH SILICON CONTINUE X=l .53 Y=l .4
ETCH SILICON CONTINUE X=l .47 Y=l
ETCH SILICON CONTINUE X=l .42 Y=l .6
ETCH SILICON CONTINUE X=l .34 Y=l .7
ETCH SILICON CONTINUE X=l .25 Y= l . C
ETCH SILICON CONTINUE X=l .15 Y = l .9
ETCH SILICON CONTINUE X=l ,00 Y=2 .0
ETCH SILICON CONTINUE X=0 .0 Y=2 .0
ETCH SILICON DONE x=o .0 Y=0 .0
$ Etch masking oxide caps.
ETCH OXIDE RIGHT P1.X=1.0











SUPREM-4 Grid for FEA
Tip"
SCALE GRID





DEVICE=L/POSTSCRIPT PLOT . OUT= "prof ilel .ps
"
Z=LOG10 (ACTIVE (BORON) ) +
TITLE= "SUPREM-4: FEA Tip Peak Before n+
Implant"
LABEL= "log (Active Concentration)
"




SELECT Z=LOG10 (ACTIVE ( PHOS ) )






$ Check profile by plotting ID concentration in Tip
"Valley"
area,
OPTION DEVICE=L/POSTSCRIPT PLOT . OUT= "prof ile2 .ps
"
SELECT Z=LOG10 (ACTIVE (BORON) ) +












SELECT Z=LOG10 (ACTIVE (PHOS) )






$ n+ S/D implant
IMPLANT PHOSPHOROUS ENERGY=3 5 DOSE=lE15
$ Check profile by plotting ID concentration @ Tip Peak
OPTION DEVICE=L/POSTSCRIPT PLOT .OUT="prof ile3 .ps
"
SELECT Z=LOG10 (ACTIVE (BORON) )
+














Z=LOG10 (ACTIVE (PHOS) )





$ Oxidize and plot result
METHOD COMPRESS TWO. DIM
APPENDIX 3. CCD/FEA PROCESS SIMULATIONS A3.42
$ Total time = 10 min.
DIFFUSION TIME=10 TEMPERATURE=900 WET02
SELECT Z=1.0
PRINT. ID LAYERS X.VALUE=0.5
$ Total time = 20 min.
DIFFUSION TIME=10 TEMPERATURE=900 WET02
SELECT Z=1.0
PRINT. ID LAYERS X.VALUE=0.5
$ Total time = 30 min.
DIFFUSION TIME=10 TEMPERATURE=900 WET02
SELECT Z=1.0
PRINT. ID LAYERS X.VALUE=0.5
$ Total time = 40 min.
DIFFUSION TIME=10 TEMPERATURE=900 WET02
SELECT Z=1.0
PRINT. ID LAYERS X.VALUE=0.5
$ Total time = 50 min.
DIFFUSION TIME=10 TEMPERATURE=900 WET02
SELECT Z=1.0
PRINT. ID LAYERS X.VALUE=0.5
$ Total time = 60 min.
DIFFUSION TIME=10 TEMPERATURE=900 WET02
SELECT Z=1.0
PRINT. ID LAYERS X.VALUE=0.5
$ Total time = 65 min.
DIFFUSION TIME=5 TEMPERATURE=900 WET02
SELECT Z=l 0
PRINT. ID LAYERS X.VALUE=0.5
$ Total time = 70 min.
DIFFUSION TIME=5 TEMPERATURE=900 WET02
SELECT Z=l . 0
PRINT. ID LAYERS X.VALUE=0.5
$ Total time = 75 min.
DIFFUSION TIME=5 TEMPERATURE=900 WET02
SELECT Z=1.0
PRINT. ID LAYERS X.VALUE=0.5
SELECT Z=l . 0
PRINT. ID LAYERS Y.VALUE=0.2




OUT. FILE= "proftipo . stc
"
OPTION DEVICE=POSTSCRIPT PLOT prof tip .ps
"




LABEL X=2.0 Y=0.2 LABEL=
"Oxide"
CENTER
LABEL X=2.0 Y=2 . 2 LABEL=
"Silicon"
CENTER
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structure with oxide removed.




Z=LOG10 (ACTIVE (PHOS) ) +
TITLE="
Phosphorous Contours After Sharpening
Oxidation1
SCALE T.SIZE=0 .35
X (16 TO 21 STEP 1)
MIN.V=X MAX.V=( X + 1) COLOR= ( X 2)
"AXES "CLEAR















SIZE=0.3 C.RECT=18 W.R=0.4 H.R=0.4
SIZE=0.3 C.RECT=17 W.R=0.4 H.R=0.4
SIZE=0.3 C.RECT=16 W.R=0.4 H.R=0.4
SIZE=0.3 C.RECT=15 W.R=0.4 H.R=0.4
1.65
LABEL="16-17"
SIZE=0.3 C.RECT=14 W.R=0.4 H.R=0.4





DEVICE=L/POSTSCRIPT PLOT . OUT= "prof ile4
Z=LOG10 (ACTIVE (BORON) ) +
TITLE= "SUPREM-4 : FEA Tip Peak After
Sharpening"
LABEL= "log (Active Concentration)
"




SELECT Z=LOG10 (ACTIVE (PHOS) )













DEVICE=L/POSTSCRIPT PLOT . OUT= "prof ile5
Z=LOG10 (ACTIVE (BORON) ) +
TITLE="













Z=LOG10 (ACTIVE (PHOS) )






APPENDIX 4. SILICON ETCH EXPERIMENTRAWDATA A4.1
Silicon Etch Experiment Raw Data
Table A4. 1: RSI table of silicon etch results.
TIP._ETCH11R X 7C
25- AUG -92 19:53 Page 1
0 1 02 2 C02 3 Press . 4 Power 5 Vert_Etch 6 Undercut 7 Aspect
(seem) (seem) (mtorr ) (Watts) (um ) (um)
1 0 0 60 150 0.333 0.067 0.201201
2 3 5 80 200 1.000 0.700 0.700000
3 6 0 100 150 2.500 1 .500 0.600000
4 6 0 60 250 0.700 0.500 0.714286
5 0 0 100 250 0.400 0.200 0.500000
6 6 10 60 150 0.670 0.000 0.000000
7 0 10 100 150 0.600 0.133 0.221667
8 3 5 80 200 0.670 0.670 1.000000
9 0 10 60 250 0.333 0.200 0.600601
10 3 5 80 200 3.333 2.333 0.699970




Figure A4.1: Silicon etch results
for run number 1 (lOOOOx).
APPENDLX 4. SILICON ETCH EXPERIMENT RAWDATA A4.2
Figure A4.2: Silicon etch results for run number 2 (lOOOOx).
Figure A4.3: Silicon etch results for run number 3 (lOOOOx).
APPENDIX 4. SILICON ETCH EXPERIMENT RAWDATA A4.3
Figure A4.4: Silicon etch results for run number 4 (lOOOOx).
*^M$
Figure A4.5: Silicon etch results for run number 5 (lOOOOx).
APPENDLX4. SILICON ETCH EXPERIMENT RAWDATA A4.4
Figure A4.6: Silicon etch results for run number 6 (lOOOOx).
Figure A4.7: Silicon etch results for run number 7 (lOOOOx).
APPENDIX 4. SILICON ETCH EXPERIMENTRAWDATA A4.5
Figure A4.8: Silicon etch results for run number 8 (lOOOOx).
Figure A4.9: Silicon etch results for run number 9 (lOOOOx).
APPENDIX 5. CCD/FEA PROCESS OUTLINE A5.4
15. Pattern Active - mask level #2
Resist coating and pre-bake: Wafertrac line 3, program 3.
Exposure: Stepper 01; Job T2SIEGER Pass2; Reticle: Sieger II,
Levels 1-4 (Serial* 310488)
Development and post-bake: Wafertrac line 2, program 2.
16. Nitride etch
Plasmatherm RIE; 200W; -80V DC bias; 30 seem SF6; 90 mtorr.
Determine etch time from a dummy wafer from nitride deposition step.
17. Photoresist strip
Oxygen plasma.
18. Pattern Field Threshold Adjust
- mask level #3
Resist coating and pre-bake:
Wafertrac line 3, program 3.
Exposure: Stepper 0 1 ; Job T2SIEGER
Pass 3; Reticle: Sieger II,
Levels 1-4 (Serial* 310488)
Development and post-bake: Wafertrac line 2, program 2.
19. Field threshold adjust implant
Boron; 11 AMU; 35keV; 3E13
ions/cm




APPENDIX 5. CCD/FEA PROCESS OUTLINE A5.5
21. RCA clean














800C; 12 in/min; 4 1pm N2
800C; 15 min; 4 1pm dry 02
800C to 1 100C; 4 1pm dry 02
1 100C; 25 min; 4 1pm dry 02
1 100C to 950C; furnace power on; 4 1pm dry 02
950C; 15 min; 4 1pm dry 02
950C; 400 min; 4 1pm wet 02
950C; 30 min; 4 1pm N2
950C to 800C; furnace power off; 4 1pm N2
800C; 12 in/min; 4 1pm N2
= 8000A
23. Oxi-nitrlde etch
10: 1 H20:HF; until hydrophobic in active regions (= 2 min.)
All device wafers and control wafers C1-C6.
24. Nitride strip
Phosphoric acid; 160C; 30 min.
All device wafers and control wafers C1-C6.
APPENDIX 5. CCD/FEA PROCESS OUTLINE
25. Oxide etch (pad oxide strip)
10:1 H20:HF; 4 min (etch rate is =150A/min).
All device wafers.
Etch all control wafers bare.
26. RCA clean
A5.6







900C; 12 in/min; 4 1pm wet 02
900C; 50 min; 4 1pm wet 02
900C; 12 in/min; 4 1pm wet 02
1000A
28. Threshold adjust blanket implant
Boron; 11 AMU; 35keV; 2E12
ions/cm2
All device wafers and all control wafers.
29. Pattern Buried Channel - mask level #4
Resist coating and pre-bake: Wafertrac line 3, program 3.
Exposure: Stepper 0 1 ; Job T2SIEGER Pass 4; Reticle: Sieger II,
Levels 1-4 (Serial* 310488)
Development and post-bake: Wafertrac line 2, program 2.
APPENDIX 5. CCD/FEA PROCESS OUTLINE A5.7
30. Buried channel implant
Phosphorous; 31 AMU; 150keV; 2.5E12 ions/cm2
All device wafers and control wafers C9 and CIO.
31. Photoresist strip
Oxygen plasma.
32. Oxide etch (Kooi oxide strip)
10:1 H20:HF; 6 min 40 sec (etch rate is =150A/min).
All device wafers and all control wafers.
33. RCA clean










950C; 30 min; 4 1pm dry 02; 190 seem TCA
950C; 12 in/min; 4 1pm N2
950C; 15 min; 4 1pm N2
950C; 125 min; 4 1pm dry 02; 190 seem TCA
950C; 30 min; 4 1pm N2
950C; 12 in/min; 4 1pm N2
750A in polyl gate regions.
APPENDIX 5. CCD/FEA PROCESS OUTLINE
35. Polysilicon deposition (polyl)
LPCVD; 610C; 73 min deposition; 6500A.
MUST BE DONE IMMEDIATELY AFTER GATE OXIDE GROWTH!
Include control wafers C5, CIO, Cll, and C13.
36. Four-point probe and groove-and-stain
Control wafer C9.
Expected sheet resistance: = 6100 H/sq
Expected junction depth: = 0.42pm
A5.8
37. Phosphorous pre-deposit of polysilicon
All wafers; spin-on dopant only on device wafers and control wafers C5, CIO, Cll,
and C13.
Dopant: Emulsitone N-250 spin-on dopant; 3000rpm, 10 sec;
185C, 15min convection oven pre-bake.
Furnace tube: #13
Push: 950C; 12 in/min; 4 1pm N2
Soak: 950C; 10 min; 4 1pm N2
Pull: 950C; 12 in/min; 4 1pm wet 02
38. Oxide etch (spin-on dopant de-glaze)
BOE; until hydrophobic (4 min.)
All device wafers and control wafers C5, CIO, Cll, and CI 3.
APPENDIX 5. CCD/FEA PROCESS OUTLINE A5.9
39. Four-point probe
All device wafers and control wafers C5, CIO, Cll, and C13.
Expected sheet resistance: = 45 2/sq
40. Pattern Polyl gates - mask level #5
Resist coating and pre-bake: Wafertrac line 3, program 3.
Exposure: Stepper 0 1 ; Job T2SIEGER Pass 1 ; Reticle: Sieger II,
Levels 5-8 (Serial* 310535)
Development and post-bake: Wafertrac line 2, program 2.
Post-bake must be at 140C or resist will not withstand RIE etch.
41. Polysilicon etch
Plasmatherm RIE; 75W; 30 seem SF6, 3 seem 02; 75 mtorr.
Etch both back side and front side ofwafer - 75 sec each.
Confirm etch completion with Nanospec measurement.
42. Photoresist strip
Piranha 3:1 (H2S04:H202); 15min.
43. Oxide etch (Gate oxide etchback)
10:1 H20:HF; 3 min 40 sec (etch rate is
=150A/min).
All device wafers and all control wafers.
Check that final oxide thickness is 200A in regions where poly2 gates will be.
44. RCA clean
Do NOT include 10:1 H^HF step.
APPENDIX 5. CCD/FEA PROCESS OUTLINE A5.10









950C; 30 min; 4 1pm dry 02; 190 seem TCA
950C; 12 in/min; 4 1pm N2
950C; 15 min; 4 1pm N2
950C; 1 10 min; 4 1pm dry 02; 190 seem TCA
950C; 30 min; 4 1pm N2
950C; 12 in/min; 4 1pm N2
Expected oxide thickness: 750A in poly2 gate regions.
46. Polysilicon deposition (poly2)
LPCVD; 610C; 73 min deposition; 6500A.
MUST BE DONE IMMEDIATELY AFTER FIRST ISOLATION OXIDE GROWTH!
Include control wafers C6, C10, C12, and C13.
47. Phosphorous pre-deposit of polysilicon
Allwafers; spin-on dopant only on device wafers and control wafers C6, C 10, C 12,
and C13.
Emulsitone N-250 spin-on dopant; 3000rpm, 10 sec;
185C, 15min convection oven pre-bake.
#13
950C; 12 in/min; 4 1pm N2
950C; 10 min; 4 1pm N2






APPENDIX 5. CCD/FEA PROCESS OUTLINE A5. 1 1
48. Oxide etch (spin-on dopant de-glaze)
BOE; until hydrophobic (4 min.)
All device wafers and control wafers C6, CIO, C12, and C13.
49. Four-point probe
All device wafers and control wafers C6, CIO, C12, and C13.
Expected sheet resistance: = 45 fl/sq
50. Pattern Poly2 gates - mask level #6
Resist coating and pre-bake: Wafertrac line 3, program 3.
Exposure: Stepper0 1 ; Job T2SIEGER Pass 2; Reticle: Sieger II,
Levels 5-8 (Serial* 3 10535)
Development and post-bake: Wafertrac line 2, program 2.
Post-bake must be at 140C or resist will notwithstand RIE etch.
51. Polysilicon etch
Plasmatherm RIE; 75W; 30 seem SF6, 3 seem 02; 75 mtorr.
Etch both back side and front side ofwafer - 75 sec each.
Confirm etch completion with Nanospec measurement.
52. Photoresist strip
Piranha 3:1 (H2S04:H202); 15min.
53. RCA clean
APPENDIX 5. CCD/FEA PROCESS OUTLINE A5.12
54. Second isolation oxide growth
Furnace tube: #13
Push: 900C; 12 in/min; 4 1pm wet 02
Soak: 900C; 25 min; 4 1pm wet 02
pull: 900C; 12 in/min; 4 1pm wet 02
Expected oxide thickness: 1200A in FEA region.
55. Pattern Tips - mask level #7
Resist coating and pre-bake: Wafertrac line 3, program 3.
Exposure: Stepper01; Job T2SIEGER Pass3; Reticle: Sieger II,
Levels 5-8 (Serial* 310535)
Development and post-bake: Wafertrac line 2, program 2.
Post-bake must be at 140C or resist will not withstand RIE etch.
Correct exposure and development is critical since tip patterns consist of 2pm
circles which must be precisely 2pm prior to the next step.
56. Oxide etch
All device wafers and control wafer C4.
Plasmatherm RIE; 200W; 170 seem CHF3, 60 seem C2F6, 48 seem C02; 150 mtorr;
2 min each wafer (etch all oxide).
Etch rate is approximately 635A/min; confirm
with a dummy wafer before
committing device wafers.
APPENDIX 5. CCD/FEA PROCESS OUTLINE A5.13
57. Silicon etch
All device wafers and control wafer C4.
Plasmatherm RIE; 190W; 10 seem SF6, 4 seem Oz, 7 seem C02; 73 mtorr; 3 min
each wafer.
Final depth of etch should be 1.9-2. 1pm; confirm with Alpha-Step measurement
on first patterned wafer etched before proceeding.
It is recommended that a device wafer be sacrificed for SEM confirmation of the tip
structure.
58. Photoresist strip
Piranha 3:1 (HjSO^H^); 15min.
59. Pattern p+ S/D - mask level #8
Resist coating and pre-bake: Wafertrac line 3, program 3.
Exposure: Stepper 0 1 ; Job T2SIEGER Pass 4; Reticle: Sieger II,
Levels 5-8 (Serial* 310535)
Development and post-bake: Wafertrac line 2, program 2.
60. Oxide etch
BOE; until hydrophobic in p+ S/D regions.
All device wafers and control wafers C3, C5, C6, and C7.
61. p+ S/D implant
BF2+; 55keV; IE 15
ions/cm2
All device wafers and control wafers C3, C5, C6, and C7.
APPENDIX 5. CCD/FEA PROCESS OUTLINE A5. 14
62. Photoresist strip
Piranha 3:1 (H2S04:H202); heated if necessary; 15min.
63. Pattern n+ S/D - mask level #9
Resist coating and pre-bake: Wafertrac line 3, program 3.
Exposure: Stepper 0 1 ; Job T2SIEGER Pass 1 ; Reticle: Sieger II,
Levels 9-12 (Serial* 310538)
Development and post-bake: Wafertrac line 2, program 2.
64. Oxide etch (remove oxide caps from tips)
BOE; until hydrophobic in n+ S/D regions (2 min at most).
All device wafers and control wafers C2, C4, C8, Cll, C12, and C13.
65. n+ S/D implant
Phosphorous; 31 AMU; 35keV; IE 15
ions/cm2
All device wafers and control wafers C2, C4, C8, Cll, C12, and C13.
66. Photoresist strip
Piranha 3:1 (H,S04:H202); heated if necessary; 15min.
67. RCA clean
APPENDIX 5. CCD/FEA PROCESS OUTLINE A5.15







900C; 12 in/min; 4 1pm wet 02
900C; 75 min; 4 1pm wet 02
900C; 12 in/min; 4 1pm wet 02
2500A in valley of FEA.
69. Glass deposition
Submit device wafers only to Dr. Fuller for deposition of 1.4pm ofBPSG/undoped
LTO at Eastman Kodak Research Labs.
Kodak's process is as follows:
2000A undoped LTO + 12000A BPSG deposited at 420C.
Kodak does not perform a flow step immediately following deposition.







900C; 12 in/min; 4 1pm N2
900C; 60 min; 4 1pm N2
900C; 12 in/min; 4 1pm N2
71. Oxide etch
BOE; until hydrophobic.
ALL control wafers only.
APPENDIX 5. CCD/FEA PROCESS OUTLINE A5.16
72. Four-point probe and Nanospec polysilicon thickness
Control wafers C5, and Cll (polyl).
Expected sheet resistance: =15 Q/sq
Expected poly thickness: = 5100A
Control wafers C6, CIO, C12, and C13 (poly2).
Expected sheet resistance: = 50 Q/sq
Expected poly thickness: = 3900A
73. Polysilicon etch
Polysilicon wet etchant inWet Etch II area; until all poly is removed.
Control wafers C5, C6, CIO, Cll, C12, and C13 only.
74. Oxide etch
BOE; until hydrophobic.
Control wafers C5, C6, CIO, Cll, C12, and C13 only.
75. Four-point probe and Nanospec polysilicon thickness
Control wafers CIO, and C13 (polyl).




Polysilicon wet etchant inWet Etch II area; until all poly is
removed.
Control wafers CIO, and C13 only.
APPENDIX 5. CCD/FEA PROCESS OUTLINE
77. Oxide etch
BOE; until hydrophobic.
Control wafers CIO, and C13 only.
A5.17
78. Four-point probe groove-and-stain
See process simulation results for expected final junction depths and sheet
resistances. An equialence table is given below.
Table A5. 1: Control wafer and SUPREM-3 cross-section equivalence.
Control
Wafer
Cross Section Comparable SUPREM-3 Simulation
CI n-well CCDNWELL
C2 n+ contact to n-well CCDPCONT
C3 p+S/D CCDPSRCE
C4 FEA valley CCDTIPVL
C5 PMOS polyl gate CCDPGTP1
C6 PMOS poly2 gate CCDPGTP2
C7 p+ contact to p wafer CCDNCONT
C8 n+S/D CCDNSRCE
C9 BCCD polyl gate CCDBCGP1
CIO BCCD poly2 gate CCDBCGP2
Cll NMOS polyl gate CCDNGTP1
C12 NMOS poly2 gate CCDNGTP2
C13 NMOS poly2 over polyl CCDBCP12 without buried channel
Control wafers C5, C6, CIO, Cll, C12, and C13 will show if any phosphorous
diffused through the gate from the polysilicon. C5 and C6 should only have the
lightly doped well, CIO only the buried
channel and should thus have very close
to the same Rg and Xj as C9. C 1 1-C 13 should
not show evidence of any junction.
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79. Pattern Contacts - mask level #10
Resist coating and pre-bake: Wafertrac line 3, program 3.
Exposure: Stepper 0 1 ; Job T2SIEGER Pass 2; Reticle: Sieger II,
Levels 9-12 (Serial* 310538)
Development and post-bake: Wafertrac line 2, program 2.
80. Oxide etch
BOE; until contacts are free of oxide (=25 min); etch rate ofBPSG is approximately
615A/min.
All device wafers; NO control wafers.
81. Photoresist strip
Piranha 3:1 (H;S04:H202); 15min.
82. RCA clean
Only 10 sec. dip for 10:1 H20:HF step.
83. Aluminum deposition
CVC 601 sputterer; 350V, 9A; 11.5 min deposition time; 0.5pm.
84. Sinter
Furnace tube: #14
Push: 450C; 12 in/min;
4 1pm N2
Soak: 450C; 20 min; 4
1pm forming gas (90% N2, 10% H2)
pull: 450C; 12 in/min;
4 1pm N2
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85. Pattern Aperature - mask level #11
Resist coating and pre-bake: Wafertrac line 3, program 3.
Exposure: Stepper 01; Job T2SIEGER Pass 3; Reticle: Sieger II,
Levels 9-12 (Serial* 310538)
Development and post-bake: Wafertrac line 2, program 2.
Correct exposure and development is critical since aperature patterns consist of
3pm circles which must be precisely 3pm in the final device.
Alignment to the 2pm tips is CRITICAL.
86. Aluminum etch
Transene aluminum etchant; 40C; etch until 3pm circles are clear; minimize
overetch.
All device wafers; NO control wafers
87. Oxide etch (clear oxide from peaks of tips)
BOE:glycerine 5:2; 8 min (should expose approximately 0.5pm of the tip).
All device wafers; NO control wafers
88. Photoresist strip
Piranha 3:1 (H2S04:H202); 15min.
89. Pattern Metal - mask level #12
Resist coating and pre-bake:
Wafertrac line 3, program 3.
Exposure: Stepper 0 1 ; Job T2SIEGER Pass 4; Reticle: Sieger II,
Levels 9-12 (Serial* 310538)
Development and post-bake: Wafertrac line 2, program 2.
APPENDIX 5. CCD/FEA PROCESS OUTLINE A5.20
90. Aluminum etch
Transene aluminum etchant; 40C; until metal clears (takes longer to clear in 3pm
holes than in large open areas).
All device wafers; NO control wafers
91. Photoresist strip
Piranha 3:1 (H2S04:H202); 15min.
92. Glass deposition
LPCVD; 400C; 100 min deposition; 20% SiH4, 12% 02; 2000A.
93. Pattern Passivation (bond pads) - mask level #13
Resist coating and pre-bake: Wafertrac line 3, program 3.
Exposure: Stepper 0 1 ; Job T2SIEGER Pass 1 ; Reticle: Sieger II,
Levels 13 (Serial* 310536)
Development and post-bake: Wafertrac line 2, program 2.
94. Oxide etch (clear oxide from bond pads and FEA)
BOE:glycerine 5:2; until pads are free of glass (= 3 min; etch rate lower than
straight BOE).
All device wafers and control wafers
95. Photoresist strip
Piranha 3:1 (H2S04:H202); 15min.
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96. Aluminum deposition
CVC 601 sputterer; 350V, 9A; 11.5 min deposition time; 0.5pm.
Deposit on BACK SIDES ofwafers.
97. Test
Make measurements of test structures and individual transistors using HP-4145
Semiconductor Parameter Analyzer.
FEA and CCD/FEAmust be tested in vacuum chamber at or below 10
6
torr.
APPENDIX 4. SILICON ETCH EXPERIMENT RAWDATA A4.6
Figure A4. 10: Silicon etch results for run number 10 (lOOOOx).
Figure A4. 11: Silicon etch results for run number 1 1 (lOOOOx).
APPENDIX 4. SILICON ETCH EXPERIMENT RAWDATA A4.7
Figure A4. 12: Silicon etch confirmation experiment
- wafer #3: 10:4:7sccm SF6:02:C02,





- wafer #5: 10:3:5sccm SFG:02:C02,
80mtorr, 200W, 3min (lOOOOx).
APPENDIX 4. SILICON ETCH EXPERIMENTRAW DATA A4.8
Figure A4. 14: Silicon etch confirmation experiment - wafer #6: 10:3:0sccm SF6:02:C02
60mtorr, 250W, 2min (lOOOOx).
Figure A4. 15: Silicon etch confirmation experiment
- wafer #7: 10:6:0sccm SFe:02:C02,
lOOmtorr, 150W, 2min (lOOOOx).
APPENDIX 5. CCD/FEA PROCESS OUTLINE A5.1
CCD/FEA Process Outline
1. Obtain and scribe starting wafers
Silicon,
4"
diameter, 500-550pm thick, <100>, p-type, boron doped, 5-15 Q-cm.
Ten device wafers labeled D1-D10; thirteen control wafers labeled C1-C13.
2. RCA clean











900C; 12 in/min; 4 1pm N2
900C to 1 100C; 4 1pm N2
1 100C; 60 min; 4 1pm wet 02
1 100C to 1 150C; 4 1pm N2
1 150C; 600 min; 4 1pm N2
1 150C to 1000C; furnace power off; 4 1pm N2
1000C; 12 in/min; 4 1pm N2
6000A
4. Pattern n-Well - mask level # 1
Resist coating and
pre-bake: Wafertrac line 3, program 3.
Exposure: Stepper 0 1 ; Job T2SIEGER
Pass 1 ; Reticle: Sieger II,
Levels 1-4 (Serial* 310488)
NOTE: Shifts set to 0 for pass 1 for this first level.
Development and post-bake: Wafertrac line 2,
program 2.
APPENDIX 5. CCD/FEA PROCESS OUTLINE A5.2
5. Oxide etch
BOE; until hydrophobic (6.5 min.)
All device wafers and control wafers C1-C6.
6. n-Well implant
Phosphorous; 31 AMU; 130keV; 6E12
ions/cm2

















1000C; 12 in/min; 4 1pm N2
1000C; 10 min; 4 1pm dry 02
1000C; 25 min; 4 1pmwet 02
1000C; 5 min; 4 1pm dry 02
1000C to 1 150C; 4 1pm dry 02
1 150C; 1250 min; 4 1pm N2
1150C to 800C; furnace power on; 4 1pm N2
800C; 400 min; 4 1pm N2
800C; 12 in/min; 4 1pm N2
= 218lA over the well
= 7065A over p-type substrate
APPENDIX 5. CCD/FEA PROCESS OUTLINE
10. Oxide etch
BOE; until hydrophobic (= 15 min.)
All device wafers and all control wafers
11. Four-point probe and groove-and-stain
Control wafer C 1 .
Expected sheet resistance: = 1350 n/sq
Expected junction depth: = 5.15pm
12. RCA clean
A5.3









900C; 12 in/min; 4 1pm N2
900C to 1 100C; 4 1pm N2
1 100C; 15 min; 4 1pm dry 02
1 100C to 1000C; furnace power off; 4 1pm N2
1000C; 12 in/min; 4 1pm N2
580A
14. Nitride deposition
LPCVD; 790-8 10C profile; 20 min deposition; 1500A.
Include control wafers C1-C6.
